


AN AN/UYK-7 INTERPRETER IMPLEMENTED  
ON THE IBM SYSTEM/360

Frederick Clair Powell

Library  
Naval Postgraduate School  
Monterey, California 93940

# NAVAL POSTGRADUATE SCHOOL

## Monterey, California



AN AN/UYK-7 INTERPRETER IMPLEMENTED  
ON THE IBM SYSTEM/360

by

Frederick Clair Powell

Allen Borden Webb

James Richardson King

Thesis Advisor: Raymond H. Brubaker, Jr.

December 1972

Approved for public release; distribution unlimited



An An-UYK/7 Interpreter  
Implemented on  
The IBM System/360

by

Frederick Clair Powell  
Lieutenant Commander, United States Navy  
B.S., University of Washington, 1958

Allen Borden Webb  
Major, United States Marine Corps  
B.S., University of Missouri, 1963

James Richardson King  
Lieutenant, United States Naval Reserve  
B.S., Louisiana State University, 1966

Submitted in partial fulfillment of the  
requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the  
NAVAL POSTGRADUATE SCHOOL  
December 1972



# ABSTRACT

An IBM System/360 based interpreter program for the AN/UYK-7 multiprocessing computer system is presented. The program provides interpretive execution of the AN/UYK-7 instruction set, an interrupt-handling capability, a variable-sized simulated memory and a multiprocessing capability for up to three central processors. Input/output is limited to a card reader and a line printer. Various segments of the program are discussed and a detailed User's Manual is provided.





## TABLE OF CONTENTS

I.	INTRODUCTION -----	5
II.	DESCRIPTION OF THE AN/UYK-7 -----	6
III.	IMPLEMENTATION OF THE INTERPRETER -----	8
	A. PL360 LANGUAGE -----	8
	B. MULTIPROCESSOR LOOP -----	9
	C. CENTRAL PROCESSOR AND BASIC INSTRUCTION SET -----	10
	1. Central Processor -----	10
	2. Program Flow -----	11
	3. Indirect Addressing -----	12
	4. Repeat Mode -----	12
	5. Instruction Format Description -----	13
	a. Format I Instructions -----	13
	b. Format II Instructions -----	15
	c. Format III Instructions -----	15
	d. Format IVA Instructions -----	16
	e. Format IVB Instructions -----	16
	D. INTERRUPTS -----	16
	E. INPUT-OUTPUT CONTROLLER -----	17
	F. MEMORY AND PAGING -----	18
	G. TIMING -----	21
	1. AN/UYK-7 Clocks -----	21
	2. Speed Of The Interpreter -----	22
IV.	USER'S MANUAL -----	23
	A. INITIAL PROGRAM LOAD -----	23



B. JOB CONTROL LANGUAGE -----	24
C. CONTROL CARDS -----	24
D. INSTRUCTION INPUT -----	27
E. DATA AND REGISTER INPUT -----	29
F. SPECIAL NOTES -----	30
G. EXAMPLE PROGRAM -----	31
V. CONCLUSIONS -----	33
APPENDIX A -----	36
APPENDIX B -----	39
APPENDIX C -----	43
APPENDIX D -----	44
COMPUTER OUTPUT -----	46
COMPUTER PROGRAM -----	59
BIBLIOGRAPHY -----	133
INITIAL DISTRIBUTION LIST -----	134
FORM DD 1473 -----	135



## I. INTRODUCTION

In the mid 1960's the U. S. Navy contracted with the Univac Division of the Sperry Rand Corporation for a reliable, ruggedized, multiple-processor computer system which would meet the stringent environmental and functional specifications for ship and shore requirements of the Navy. As a result, Univac produced the AN/UYK-7 which the U. S. Navy has purchased in quantity for NTDS shipboard applications.

Since many of the naval officers who will work with the AN/UYK-7 will be Computer Science graduates of the Naval Postgraduate School it was felt that some exposure to the AN/UYK-7 system would be beneficial. For lack of the hardware, an interpreter was desired as an educational aid.

The remainder of this thesis will not be concerned so much with how an actual AN/UYK-7 works as it will be concerned with how the interpreter has been implemented and how to use the interpreter as an educational aid. Some shortcomings of the implementation and areas which may be the subject of future research will also be presented.

The following sections are primarily designed as an explanation and guide for the user. It is assumed that the user is thoroughly familiar with [Refs. 1, 2]. For the casual reader who is more interested in a general overview, or not familiar with the AN/UYK-7, it is suggested that the detail in section III-C-5 and section IV (User's Manual) be bypassed.

Some of the particular features incorporated in the interpreter are:

1. Variable-sized simulated AN/UYK-7 memory;
2. Multiprocessing;
3. Interrupt-handling capability.



The variable-sized simulated memory is covered in sections III-F (Memory and Paging) and IV-B (Job Control Language). Multiprocessing is covered in section III-B. Interrupt handling is covered in section III-D.

A minimum of 52K bytes of 360 memory is required to run any AN/UYK-7 configuration, however, with this minimum core, execution time may become unacceptable due to the paging demands.

## II. DESCRIPTION OF THE AN/UYK-7

The AN/UYK-7 is a general-purpose, digital data computer with a multiprocessing capability that allows up to three central processors to operate simultaneously but independent of one another. Communication between the central processor (CP), memory units and I/O controller (IOC) is via a bused communication system consisting of three types of buses: instruction, operand and I/O. Each CP interfaces with the memory units via both instruction and operand data buses and with an IOC via an operand data bus. Every IOC communicates with the memory units via an I/O bus. Each CP is capable of addressing up to 16 memory units, a memory unit contains 16,384 words, 32 bits in length, and is capable of controlling up to four IOC's.

An IOC is capable of addressing up to 16 memory units and capable of communicating with external devices through an I/O adapter. The IOC can be controlled by a maximum of three different CP's. The I/O adapter is capable of communication with external devices via input and output channels that are provided in multiples of four. Each IOC has 4, 8, 12 or 16 I/O channels.





Each memory unit is capable of being addressed by any combination of CP's and IOC's, with the restriction that the total combined number of two accesses per CP and one access per IOC does not exceed eight memory accesses to any one memory unit.

Interface timing between computer units is handled on an asynchronous basis, wherein data transfers are performed via a request/acknowledge system. Each unit contains its own separate timing sources.

The computer contains three types of memory: main memory, control memory and non-destructive read out (NDRO) memory. Main memory is destructive read out memory consisting of three 16,384-word units. Maximum expansion capability is 16 units (262,144 words). This memory stores all instructions and operands processed during normal programmed operation. The control memory consists of 82 flip-flop storage registers (CMR's) that hold up to 32 bits each. The control memory, located in the CP, stores data used for operand address modification, interrupt execution and monitor clock update operations. The NDRO consists of 512 hard-wired words.

The NDRO memory is contained in the CP and is a predetermined set of programs that are fabricated as a permanent part of the CP. The purpose of the NDRO memory is to provide a means of automatically loading control memory and main memory, provide a hardware fault analysis program and a load-failure analysis program.

Computer operations can be controlled from three different sources: the operator panel, the maintenance console and the remote console. The operator panel initiates and controls normal on-line computer operation under program control. The optional maintenance console is used for off-line maintenance purposes. The optional remote console initiates



and monitors computer operations from a remote location. The maintenance and remote consoles are not required for system operation.

Execution of instructions by the CP is carried out in one of two modes, either the Interrupt or Task mode. The repertoire of the CP consists of 131 basic whole-word and half-word instructions of which 16 are privileged instructions and are executable only in the Interrupt mode. There is a separate set of 27 instructions provided for the IOC.

The AN/UYK-7 accomplishes arithmetic in ones-complement form. Fixed point binary and floating point binary arithmetic are available. Fixed point arithmetic can manipulate either 32 or 64 bit operands. Floating point operands consist of two 32 bit fields which contain a sign extended 15 bit characteristic and a signed 32 bit mantissa.

### III. IMPLEMENTATION OF THE INTERPRETER

References 1 and 2 were the basic reference manuals used in the implementation. Disparities existed in both manuals concerning particular actions taken by the CP, and they were resolved by either background information or from outside sources. The outside sources were the Compiler Support Group and the SHARE-7 Group of the Fleet Combat Direction Systems Support Activity, San Diego, California.

#### A. PL360 LANGUAGE

PL360 is a language that provides all the facilities provided by System/360 Assembler Language yet exhibits an ALGOL-like syntax and control facilities. It was designed to improve the readability of programs written to take advantage of specific capabilities and limitations of the System/360.



PL360 was the language chosen over other suitable languages (e.g., PL/1) primarily because of the efficient code produced. Reference 3 contains a formal description of the language. The version used was the O/S - DOS version of December 14, 1971.

Since PL360 does not provide interface routines, a subroutine is contained in Appendix A which provides an I/O interface for a card reader, punch and line printer. Appendix B contains the subroutines necessary to accomplish page file management.

## B. MULTIPROCESSOR LOOP

The Multiprocessor Loop (MPL) is entered after each instruction is completed or after the INTERRUPT procedure has completed its switching of registers. The MPL updates the IOC Monitor Clock and the Real-Time Clock. The IOC Monitor Clock interrupt is generated in the MPL. The IOC Monitor Clock and the Interprocessor interrupts are considered by the MPL and the active CP or designated CP respectively will process these interrupts. The MPL determines the CP to run next in a case statement using a variable for each CP called CPUSTATE to determine the status of the CP being considered. The possible CP states are:

1. Halted;
2. Wait (waiting for interrupt);
3. Interprocessor Interrupt;
4. Active;
5. IOC Monitor Clock interrupt generated.

Only functions that will generate states three or five will remove a CP from the wait state.

If a configuration with more than one CP is selected (section II-C) the CP's will execute one instruction each in a round-robin fashion beginning with CP zero. If a CP becomes inactive it will still be considered in the MPL but it will not execute instructions.



## C. CENTRAL PROCESSOR AND BASIC INSTRUCTION SET

### 1. Central Processor

Each CP has 82 Control Memory Registers (CMR's) which contain all the accumulators, index and base registers for both states of the CP plus the necessary registers to perform storage protection. Because many of the registers in the CMR are of different length, all CMR's were implemented as full 32-bit registers (see Table 1). Two additional registers were added to the CMR's. They are hereafter referred to as SIMTIME and MAINSWITCH. SIMTIME contains the total execution time for the CP. For further details on timing see section III-G. MAINSWITCH was incorporated to allow the user to simulate the setting of various switches on the maintenance console which directly affect the results of an instruction. The switches are Jump 1, 2 and 3, Breakpoint, Stop 5, 6 and 7. To use them see section III-C. For initialization see section IV-E.

Each CP has its own set of CMR's and there is no communication or transfer of information between them. All CMR's are initialized to zero except the following:

1. Active Status Register (ASR) is set in a Class IV interrupt state;
2. CP Monitor Clock has a value of negative zero.

To set the contents of the CMR prior to user program execution see section IV-E.

Although the CMR's were implemented as 32-bit values, in very few cases may the user take advantage of this as the interpreter only uses those bits required by an instruction. Two points of the implementation are not explicitly explained in Ref. 1. The first being that ASR bits 10 and 11 determine which set of base registers, accumulators and index registers are used in processing an instruction,





not the state of the CP. For example, the CP is in Task state and bit 10 in the ASR is set and bit 11 is off. The instruction would use the Task set of base registers and the Interrupt set of accumulators and index registers. The second point concerns wrap around of the accumulators. If an instruction references accumulator A(a) and A(a+1) with the value of a being seven then accumulator A(a+1) is accumulator A(0).

The Interrupt state has been defined as one of the bits 16-19 of the ASR being set. Bit seven of the ASR has no effect because the NDRO memory was not implemented.

## 2. Program Flow

Whole-word pre-processing is contained in the main program. The instruction is broken down into fields, indirect addressing is checked for and performed and the final operand address is computed. Based upon the function code, one of several procedures is called to perform the instruction. If abnormal termination or an error occurs in the instruction, the procedure INTERRUPT is called then control returns to the MPL. After normal completion, the TIME procedure is called to update the necessary clocks and SIMTIME.

For half-word instructions, the procedure HALFWORD is called and all pre-processing of the instruction is performed there. Normally, two half-word instructions are executed before control returns to the MPL. Abnormal termination of a half-word instruction invokes the INTERRUPT procedure.

If the lower half-word instruction, bits 15 - 0, is all zeros, then no operation is performed. If bits 31 - 26 are all zeros then an illegal instruction interrupt occurs.



### 3. Indirect Addressing

Indirect addressing is done prior to instruction execution in the pre-processing of the instruction. If character addressing is to be done the procedure MEMORY has the necessary information to obtain those bits requested when the operand fetch is done. When sequential character addressing is done the same information is available to the procedure MEMORY but the Indirect Address Word is modified as required and is stored back into the proper location prior to complete instruction execution.

A field modification to the AN/UYK-7 was performed concerning character addressing and is not contained in Ref. 1. For those particular instructions which use the k designator for quarter-word, half-word and whole-word operand reads or stores with character addressing specified in the Indirect Address Word, the k designator is ignored and the operand is processed according to specifications in the Indirect Address Word.

If an instruction specifies character addressing and it is not allowed, a CP Illegal Instruction Error interrupt occurs.

### 4. Repeat Mode

The normal flow in the interpreter is the processing of one instruction then control returns to the MPL. The "Repeat" instruction (RI), function code 076, alters this flow. Upon execution of the RI, control returns to the whole-word pre-processing section. If the next instruction is not repeatable then a CP Illegal Instruction Error interrupt is generated.

For termination in the non-compare instructions with the k designator in the RI being either five or six the contents of A(a) in the repeatable instruction are checked for even or odd parity.



A field modification to the AN/UYS-7 not contained in Ref. 1 concerns character addressing when it is specified in the repeatable instruction. The instruction is performed one time and B(7) is set to zero. If sequential character addressing is specified, the Indirect Address Word is modified appropriately, stored away and the instruction is done one time with B(7) set to zero.

## 5. Instruction Format Description

The central processor instruction set is divided into five types-Format I, II, III, IVA and IVB. Format I, II and III are whole-word instruction, 32 bits in length. Format IVA and Format IVB are half-word instructions, each 16 bits in length. See Refs. 1 or 2 for field designers and details of the instructions.

### a. Format I Instructions

Format I instructions cover function codes (hereafter referred to as opcodes) 10 through 47 and 54 through 57. Opcodes 10 through 47 utilize the k) designator to specify whether the operand is read from or stored into memory in whole-word, half-word or quarter-word form. When the k designator is interpreted as a normal read instruction (memory to arithmetic), the procedure NORMREAD performs this function. The procedure NORMSTORE handles the case when the k designator is interpreted as a normal store instruction (arithmetic to memory). If the k designator is interpreted as a normal replace instruction the procedure NORMREAD is used for the read portion and the procedure NORMSTORE is used for the store portion.

For the normal store and normal replace instructions with the k designator equal to zero, a no operation instruction occurs. If character addressing is done (see section II-C-3) the k designator is ignored and character addressing is performed as required by the instruction.



For example, opcode 24 stores A(a) into the memory cell specified by the computer operand address. For k not equal to zero and no character add addressing, one of seven cases of NORMSTORE will be done; with k equal to zero and no character addressing, a no operation instruction is performed. If character addressing is specified, the accumulator is stored according to the specification of the character addressing, regardless of whether k is zero or not.

Opcodes 11 and 25 with the b designator equal to zero or opcodes 20 through 23 and 43 with the a designator equal to zero are executed as no-operation instructions. Opcodes 31, 32 and 42 are not replace instructions even though a disparity exists in Ref. 1 concerning this point. If the ak value is greater than 40, a no-operation instruction is done.

Opcodes 54 through 57 do not use the NORMREAD or NORMSTORE procedures. The k designator is special and is used as specified. As explained earlier, all CMR's are implemented as 32-bit fields. When executing opcodes 54 and 55, all 32 bits of the contents of Y are loaded except when CMR address 6X is used. The lower 15 bits are loaded and the upper bits are not affected. Opcode 56 and 57 store the full 32 bits into Y. For all four instructions, if CMR addresses 30 through 57 or 130 through 137 are accessed, a CP Illegal Instruction Error interrupt is generated. When a CMR is accessible in the Interrupt mode only, i.e., addresses 20 through 177, and the CP is in the Task mode, a Privileged Instruction Error interrupt is generated. For the rest of the Format I instructions no restrictions are placed upon the user except as noted in Ref. 1.





b. Format II Instructions

All fields are used in accordance with Ref. 1.

Opcode 06, with f2 equal to zero, one, two or three, is implemented utilizing bit manipulations and integer arithmetic due to the fact the 360 floating point hardware will not handle values acceptable in the AN/UYK-7. The same restrictions as they apply in Ref. 1, are required in the use of these opcodes.

Opcode 06, with f2 equal to four, five, six or seven, is not implemented and will return the same results as the corresponding opcode 06 instruction with no round.

Opcode 07, with f2 equal to one, two three or four ignores the designator because only one IOC was implemented. Opcode 07, with f2 equal to four, invokes the IOC procedure. In opcode 07, with f2 equal to five, the lower 20 bits of the Active Status Register (ASR) are replaced. This is the only place where bits 16 - 19 of the ASR may be changed by software other than in the INITIALIZE procedure. In other words, by altering the appropriate Designator Storage Word in the CMR, an ASR may be built to the user requirements. See section III-C-4 for an explanation of opcode 07 with f2 equal to six.

c. Format III Instructions

For all opcodes, the k designator, bit 20, must be zero. If not, a CP Illegal Instruction Error interrupt is generated. In opcode 53, with f3 equal to two or three and the a designator greater than zero, a variable called MAINSWITCH is accessed to see if the switch is set (see section II-C-1). These switches are set during the initialization phase (see section IV-E) and can not be altered once execution has begun. If the stop switches are selected and are on, the particular CP executing that instruction halts and can not be restarted.



#### d. Format IVA Instructions

In opcodes 60 and 61, 32 bits are transferred except for the following CMR addresses:

1. For CMR 11 through 17 and 111 through 117, only the lower 16 bits are moved;
2. For CMR 7X, in opcode 61, only the lower 15 bits are moved, the upper bits remain the same.

Opcode 74, with f4 equal to two, was implemented by a binary search and first approximation method since available square root routines would not handle a 64-bit integer. For opcode 74, f4 equal to three and the b designator equal to zero, the index register specified by the a designator is zeroed out. In opcode 74, f4 equal to seven, two special cases occurred. If the b designator is zero then B(a) is compared with zero, and/or if the a designator is zero then B(b) is compared with zero. The a designator in opcode 77, f4 equal to zero or one, is ignored since there is only one IOC. For opcode 77, f4 equal to six and the i designator is zero, the CP executing this instruction halts and can not be restarted. With the f4 designator equal to one, the only interrupts that will change the state of the CP are in Interprocessor interrupt or an IOC Monitor Clock interrupt, provided this particular CP receives the IOC Monitor Clock interrupt.

#### e. Format IVB Instructions

The procedure SHIFTAMT, interprets the m designator and performs the proper shift. If the shift amount is contained in B(b) and the b designator is zero, a no operation instruction occurs.

#### D. INTERRUPTS

The INTERRUPT procedure is implemented to set up the CP for all interrupts of Class II, III, IV and limited Class I interrupts (addressing



locations outside of the physical memory of the AN/UYK-7). Since the NDRO is not implemented, all interrupts load the branch address from the appropriate Initial Condition Word into the P register. Interrupts are generated when detected and INTERRUPT is called immediately with register one containing the class and register two containing the Interrupt Status Code. Interrupts are not queued due to the serial nature of the interpreter. The CP presently active (last executing) will process the interrupt generated with the exception of the two interrupts considered in the MPL.

In INTERRUPT the p register and the old Active Status Register (ASR) are stored in the control memory of the CP and the ASR is changed as appropriate for the class of interrupt (Ref. 1 or Ref. 2).

#### E. INPUT-OUTPUT CONTROLLER

The IOC was implemented to closely simulate the actual IOC even though in a few instances reductions could have been made in the coding at the expense of realism. When the CP calls the IOC to do an instruction or a series of instructions (chaining) the IOC maintains control until it completes its instructions or an interrupt is generated in the IOC. This implementation of completing a series of IOC instructions before control is returned to a CP prevents the use of (or the requirement for using) a 'Wait for Interrupt' instruction by the CP to ensure the buffer area is filled or emptied before processing can continue. When an interrupt is generated, control is returned through INTERRUPT to the MPL to process the interrupt and any instructions remaining in the IOC chain are not executed. This is one main difference from the actual AN/UYK-7 IOC. Buffer instructions are terminated by filling or emptying the buffer since the 'Terminate' instruction could not be efficiently implemented. Other



instructions not included in the IOC are the 'External Interrupt' and 'External Function' instructions since devices were not available to simulate these types of data transfers. The k designator in the IOC instruction field is implemented only to indicate data suppression or data transfer and not half-word or byte transfers as in the AN/UYK-7 (Refs. 1 and 2).

Two channels have been included in the IOC. Channel five is the card reader and channel six is the line printer. Input and output to these devices will be in EBCDIC format to run on the IBM-360. Capability to include other I/O devices on other channels requires modifying the case statement for each channel number.

#### F. MEMORY AND PAGING

The memory of the AN/UYK-7 is simulated in multiples of 1024 word modules or pages. An actual AN/UYK-7 would have some multiple of 16,384 words of memory, each word containing 32 bits. However, 16,384 words of AN/UYK-7 memory are the equivalent of 65,536 bytes of 360 memory. In order to reduce memory requirements, the interpreter program allows memory requirements to be defined in multiples of 1024 words or 4096 bytes. A user supplied control card defines the number of pages the job will require. Whether or not paging will be required is then determined internally by the program. By performing a shift left of 12 bits on the number of modules requested, the program determines the number of bytes required for the AN/UYK-7 memory. If the region declared for the GO step is adequate to allow the requested number of bytes to be obtained through the execution of a variable GETMAIN macro then the AN/UYK-7 memory will be wholly contained in core within the program. A logical flag called PAGING will remain false.





If the number of pages of AN/UYK-7 memory exceeds the region obtained by the GETMAIN macro then PAGING is flagged as true and the page file is created on disk. This occurs within procedure INITIALIZE. The page file is created as a Basic Direct Access file. When paging will be required, the user should ensure that the GO.PAGEFILE JCL card (see section IV-B) specifies at least as many records as the number of pages requested or the program will terminate during file initialization due to lack of file space on disk.

Procedure MEMORY contains the programming which performs all AN/UYK-7 memory references. MEMORY contains internal procedures FETCHPAGE, MEMINTERRUPT, MEMFETCH and MEMSTORE. MEMFETCH performs all AN/UYK-7 memory fetch references while MEMSTORE performs all AN/UYK-7 memory store references. When paging is in effect, either MEMFETCH or MEMSTORE may call FETCHPAGE due to a virtual page not being core resident. MEMINTERRUPT is called either by MEMFETCH or MEMSTORE whenever a requested AN/UYK-7 memory reference is outside of the defined limits of memory as described by the control card statement. MEMINTERRUPT then sets up the parameters and calls procedure INTERRUPT. All Class I interrupts that can be handled in software are generated in this manner.

Procedure FETCHPAGE contains the page replacement algorithm. The array PAGETABLE is scanned to a depth equal to the number of virtual pages if necessary, searching for a page which is described by one of the four cases which follow:

1. In memory, unchanged, not recently referenced;
2. In memory, unchanged, recently referenced;
3. In memory, changed, not recently referenced;
4. In memory, changed, recently referenced.



Given the worst situation case four will occur. If case one or two occurs then the page need not be written out. If case three or four occurs then the page must be written out and then replaced by the new page.

The foregoing cases are encoded in a status byte in the high-order byte of each virtual page entry in PAGETABLE. The eight bits (7-0) of the status byte are used in the following manner. Bit seven, the high-order bit, is on if the virtual page is core resident and off if not core resident. Bit six is on if the page has not had a store reference, otherwise bit six is off to indicate that the page has been modified. Bit five is on if the page has not been referenced since the last page fetch occurred. This is due to the fact that all pages are changed to indicate an unreferenced condition when a new page is loaded into memory by PAGEFETCH. The remaining bits (4-0) of the status byte are unused.

Within each virtual page entry in PAGETABLE, the lower-order byte contains the physical page number (relative block address in memory) that the virtual page occupies or last occupied. When a virtual page is replaced, its physical page number is placed in the lower-order byte entry of the replacing page. Thus the physical page numbers are passed from virtual page to virtual page.

When paging is not required, the AN/UYK-7 address together with the starting address of the AN/UYK-7 memory area in core are used to directly compute the 360 address.

All calls to MEMORY pass a value in register one. The value in register one determines which type of memory request is being made via execution of a case statement. The first three cases are instruction fetch, operand fetch and operand store. For the operand store case, the value to be stored is assumed to be in register two. Each case carries out the appropriate storage protection checks if required. Cases four



and five are unconditional memory fetch and store cases used by the IOC since the IOC is not in any way restricted by storage protection. Case six is also an unconditional fetch case. This is due to normal store instructions which insert bytes into a word in AN/UYK-7 memory without fetching the word. Since MEMORY only fetches and stores whole-words a fetch must be made initially for the word in question in order to construct the final word. If the fetch were to violate storage protection in some way then an interrupt would be generated for a fetch violation by an instruction which supposedly does not fetch. Thus case six bypasses the problem since the following store operation will cause the proper interrupt if the storage protection conditions are appropriate. Case seven handles indirect addressing references. After storage protection checks for the indirect case are completed the program loops back to the case for operand fetching to complete the remaining storage protection checks.

If any call to MEMORY succeeds in passing the checks of the appropriate case or cases then ultimately a call will be made either to MEMFETCH or MEMSTORE. It is noteworthy that initialization and dump of AN/UYK-7 memory call MEMORY using cases four and five.

## G. TIMING

### 1. AN/UYK-7 Clocks

All clocks indicate time in tenths of microseconds. The CP Monitor Clock initially set negative is updated after the completion of each instruction by the time required for the AN/UYK-7 to execute the instruction. SIMTIME is incremented by the same amount. The IOC Monitor Clock, initially set negative, and the Real-Time Clock, initially set zero, are updated in the MPL by an average time of two microseconds.



## 2. Speed Of The Interpreter

The sample program (see Computer Output) ran on the IBM-360 Model 67 with an average execution time ratio of 360 to 1. When memory and register dumps and trace were eliminated the sample program executed with a ratio of 240 to 1. It is noteworthy that the IOC time of the AN/UYK-7 is not included in SIMTIME from which these ratios were calculated. This implementation would provide accurate timing only if there was 100% overlap between CP execution and I/O and there was no interference between the CP's and the IOC.





#### IV. USER'S MANUAL

To utilize the interpreter the user must be familiar with the AN/UYK-7 instruction set and format and have a general understanding of the system configuration and requirements. The procedures INITIALIZE and INITIALI22 build a system for the user from data on control cards, allow presetting of the CMR's from data cards and allow loading of instructions and data into memory from instruction and data cards. The procedure INITIALIZE has very few error messages, therefore, when a field on the inputted card is either alphabetic or numeric, the user must assure that it follows the specification or a 360 system error may result.

##### A. INITIAL PROGRAM LOAD

CMR's 00 through 6X, 100 through 107, 111 through 177 and the Real-Time Clock have been initialized to zero. CMR 6X (ASR) has been initialized to a State IV interrupt condition. The CP Monitor Clock (CMR110) and the IOC Monitor Clock are initialized to negative values. The initialization of the CMR's applies to all three CP's. MAINSWITCH, the variable representing the switches on the maintenance console for each CP is initialized to zero. This means the Jump 1 - 3 and Stop 5 - 7 switches are off and the Breakpoint switch is set to the Program mode. SIMTIME is initialized to zero.

The zeroing of the CMR's has several important implications. First of all, since all of the Initial Condition Words for all of the CP's are preset to zero, all interrupts for any CP will cause instruction execution to branch to location zero in memory. Secondly, the Breakpoint CMR value



will not be checked because bits 18 and 19 will be off. Thirdly, initial execution in the Task state will immediately result in an interrupt because the storage protection registers are zeroed. Thus the user must insure that all applicable CMR's are properly set.

The CP Monitor Clock and the IOC Monitor Clock are set to negative values in order that the first instruction executed by a CP does not create an interrupt.

#### B. JOB CONTROL LANGUAGE

In Appendix C, there are two sets of Job Control Language (JCL) to cover the needs of the user. The reference to the AN/UYK-7 program in the JCL refers to data loaded into the interpreter and the PL360 program refers to the code for the interpreter.

If the user does not desire to build a load module on disk, the SYSLMOD card should be modified accordingly. In the first set of JCL there are two parameters which may be varied depending upon the size of AN/UYK-7 memory desired. They are the region parameter on the GO EXEC card and the space parameter on the GO.PAGEFILE card. See the next section for amplification.

#### C. CONTROL CARDS

There are six control cards and each one must be supplied or the program will terminate with an appropriate message. It should be stressed again that the formats for the cards be exactly followed or a 360 system error may result.

The first card specifies the number of 1K (words) segments of AN/UYK-7 memory. The number must be numeric and right-justified in columns one through three. If a value greater than 256 is requested, only 256 segments



will be allocated. The range of AN/UYK-7 memory address will be from zero to 1024 times the number of pages specified by the control card less one.

The interpreter and system routines require approximately 48K bytes of 360 core. The GO.PAGEFILE card will be required if not enough core is specified to contain the requested number of 1K segments (pages) of AN/UYK-7 memory. An easy method of determining whether the GO.PAGEFILE card is required is to take the region parameter specified on the GO EXEC card minus 48K and divide the result by 4K. The answer will be equal to the number of pages in core and if the number of pages requested exceeds the number in core the GO.PAGEFILE card is required with the space parameter as  $SPACE = (4096, \text{number requested on control card})$ .

Example 1: The user has allocated 100K for the GO step (i.e., REGION = 100K) and on the control card requests 13 segments of AN/UYK-7 memory. By the formula,  $(100K - 48K)/4K = 13$ , no paging is required. Therefore, the GO.PAGEFILE card is not required.

Example 2: The user has allocated 100K for the GO step and requests on the control card 20K (words) of AN/UYK-7 memory. Again, by the formula, the number of pages would be 13 and would be less than the number of pages requested in the control card. Therefore, paging will be required and the GO.PAGEFILE must have the space parameter specified as  $SPACE = (4096, 20)$  or a 360 system error will occur.

The second control card specifies the number of CP's wanted. The number must be numeric and in column three. If the value is zero or greater than three, a message will be printed and the program terminated. CP numbers are allocated beginning with zero. Upon program execution those CP's allocated will be in an active state and will commence executing instructions.



The third control card specifies the sections of memory to be dumped at normal program termination. At least one and up to six different sections can be dumped. The card format is as follows:

1. Column 1 and 2 - "MD";
2. Columns 4 - 9, 17 - 22, 30 - 35, 43 - 48, 56 - 61 and 69 - 74 contain a six digit decimal number for the lower bound addresses;
3. Columns 10 - 15, 23 - 28, 36 - 41, 49 - 54, 62 - 67 and 75 - 80 contain a six digit decimal number for the upper bound addresses.

If any of the following conditions occur, that field and the remainder of the card are ignored:

1. Column 9, 15, 22, 28, 35, 41, 48, 54, 61, 67, 74 or 80 is blank;
2. The lower bound address is greater than the maximum memory address;
3. The upper bound address is greater than the maximum memory address;
4. The lower bound address is greater than the upper bound address.

The fourth card specifies which Control Memory Registers (CMR's) are to be dumped at normal program termination plus options concerning instruction input. There are 177 (octal) CMR's plus the P register, SIMTIME and MAINSWITCH or 202 (octal) registers. Any one consecutive section of the 202 registers may be dumped. The format of the card is as follows:

1. Columns 1 and 2 have "RD";
2. Columns four through six contain the lower octal CMR address (must be zero or greater);
3. Columns eight through ten contain the upper CMR address (must be zero or greater and less than 203).

If the upper address is less than the lower address a partial dump will occur. The two fields must be octal values, right justified in the proper columns with no blanks and supplied.

The next three fields on the register dump card concern the instruction input. In columns 12 and 13 a "PI" will print the cards with octal instruction format along with their load address. If "PL" is put in columns 15 and 16 then the data values inputed are echo-printed out. Columns 18 and 19 specify which instruction input is to be used. "F1" is





used for octal instruction format and "F2" is used for object instruction format. The defaults for the three fields are no instruction print, no data print and octal instruction format.

The fifth card allows the user to trace instructions in execution. The trace is printed when the address for the instruction falls within the trace card limits. Instructions executed by the 'Execute Remote' instructions are not traced.

This card is scanned based upon the number of CP's specified, i.e., if three CP's are requested then three fields (for CP zero, CP one and CP two in order) are scanned. The format of the card is as follows:

1. Column 1 contains a "T";
2. Column 2 contains a blank or "N", if "N" then no trace is provided;
3. Columns 3 - 8, 17 - 22 and 31 - 36 are a six digit decimal address for the lower bound on the trace;
4. Columns 10 - 15, 24 - 29 and 38 - 43 are a six digit decimal address for the upper bound on the trace.

If a trace is not wanted for a particular CP with two or three CP's requested then the upper bound address must be less than the lower address.

On the memory dump, register dump and trace control cards, all numbers must be right justified in their respective columns and contain no alphabetic characters. The only numeric fields which are not decimal are two fields on the register dump card. The last card has a "%" in column one to signify the end of the control cards.

#### D. INSTRUCTION INPUT

The two formats for inputing instructions are octal and object. The octal format closely represents the AN/UYK-7 format for instructions and the object format is a binary output from an assembler or compiler.

The octal format has eight fields for whole-word instructions and follows the format of Format I instructions. Columns one through five



on the card contain the first five octal numbers of the instruction and column six has a zero or one to indicate the indirect address designator off or on respectively. Column seven contains the octal base register number and columns eight through eleven contain a decimal number less than 8192 for the basic operand address. For example, if the number 53423161238 was contained on the card in columns one through eleven it would be interpreted as function code 53, a designator equal to four, f3 designator equal to one, k designator of zero, b designator equal to three , i designator on, s designator of six and a basic operand address of 1238.

Half-word instructions have 12 fields and follow the format of Format IVA instructions. Fields one through five and seven through eleven are the first five octal fields, respectively, of two half-word instructions. Fields six and twelve are a zero or one bit for the i designator. If the half-word instruction is a Format IVB instruction the m designator is in fields four through six or fields ten through twelve. An example of two half-word instructions is 716230627450 and it would be placed in columns one through twelve. The interpretation of the upper half-word would be a function code 71, a designator equal to six, an f4 designator of two, the designator equal to three and the i designator off. For the lower half-word, the instruction would be interpreted as function code 62, the a designator equal to seven and the m designator equal to 450 which means the shift amount is in B(5).

Instructions are loaded sequentially beginning at memory address zero unless a decimal address is specified in columns 15 - 20 of the card. If an address is specified then the instructions are loaded sequentially from that address. Consecutive instructions do not require an address field. Any time an address exceeds the maximum address available in memory and error message is printed and execution is terminated.



Columns 21 - 80 are available for comments. Only the three low-order bits are inspected when an octal field is specified and for binary fields, the low-order bit is inspected. The two decimal fields on the card are the basic operand address and the load address and must contain only decimal digits or a 360 system error will occur. See the Computer Output for examples of octal instructions.

The object format does not perform any card conversion as all eight bits of a single column are used. The first three columns represent an 18-bit address where the first instruction on the card is to be loaded into memory. The next column contains the number of four character fields to be placed into memory. A number of 1 through 19 is required and the value is used to scan the card. Columns 4 - 80 contain 19 four character fields in which all 32 bits are loaded into memory.

The last card for the object format inputs the P register values for the number of CP's specified by the CP control card. A "P" must be placed in column 4. Columns 5 - 8 are for the P register value for CP zero, columns 9 - 12 are for the P register value for CP one and columns 13 - 16 are for the P register value for CP two. Only the lower 20 bits are used of the 32 bits inputed.

The "PI" option explained earlier echo-prints the octal format and not the object format. The last card after either the octal format instructions or the object format instructions is a card with "%" in column one.

#### E. DATA AND REGISTER INPUT

To allow the user complete flexibility in specifying the initial state of the AN/UYK-7, the ability to input values into memory or override the



initialized values of the registers, i.e., the 177 CMR's, P register, SIMTIME and MAINSWITCH, was incorporated.

To load data into memory the card format is as follows:

1. "D" in column one;
2. A six digit decimal number less than the maximum memory address in columns three through eight;
3. The hexadecimal value to be loaded in columns 10 - 17.

To load the registers the card format is as follows:

1. "R" in column one;
2. A six digit decimal number from Table 1 in columns three through eight;
3. The hexadecimal value to be loaded in columns 10 - 17.

To load the registers for CP one, add 85 to the number obtained from Table 1 and for CP two, add 170 to the number obtained from Table 1.

MAINSWITCH is comprised of seven switches as follows:

1. Jump 1 in card column 10;
2. Jump 2 in card column 11;
3. Jump 3 in card column 12;
4. Breakpoint in card column 13;
5. Stop 5 in card column 14;
6. Stop 6 in card column 15;
7. Stop 7 in card column 16.

To turn on a switch or to set Breakpoint to Manual mode, a "1" is punched in the indicated column. A zero sets the switch off or the Breakpoint to Program mode. For example, 01010000 will set the Jump 2 switch on and the Break point to Manual mode.

When the ASR is loaded only the lower 20 bits are placed in that register to preserve the CP number.

#### F. SPECIAL NOTES

After a proper initialization sequence the CP and memory configuration is printed out. Then the message, "START EXECUTION," is printed and execution of the AN/UYK-7 instructions begin. The message, "END EXECUTION," is printed if and only if normal termination of the program occurs.





It is strongly advisable to load a 'Halt' or 'Wait' instruction at location zero or provide an interrupt handler for unexpected AN/UYK-7 interrupts. An OC7 System/360 error may occur as a result of improper data, instruction or control cards.

#### G. EXAMPLE PROGRAM

The computer output contains an example of an AN/UYK-7 program executed by the interpreter. Following the header line, "OCTAL INSTRUCTION FORMAT," is a program listing which is an echo-print of the instruction cards preceded by their decimal load points.

In the example program, CPO executes the code between and including locations 100 and 155 while CP1 executes the code between and including locations 1030 and 1080.

CPO has the task of reading in data cards, echo-printing the input, converting the EBCDIC code to a somewhat modified unpacked decimal format and storing the result in an array starting at location 2100. When a number is stored in the array, location 2048 receives the updated address pointing to the last location in the array. When CPO reads a blank card signifying end of data, a flag at location 2049 is set to zero. CPO then executes a 'Wait for Interrupt' instruction. In the meantime, CP1 starts testing location 2048 to determine if there are at least two values in the array. As soon as there are two values in the array, CP1 begins a modified ripple sort. Each time, prior to fetching a number from a deeper position in the array, CP1 tests location 2048 to ensure that the deepest position in the array has not been reached. If the deepest position in the array has been reached then location 2049 is tested in order to determine whether or not the array is complete.



When the sorting has been completed, CPl enters the Interrupt state, sends an Interprocessor interrupt to CPO and then halts. This action restarts CPO which then reconstructs the number into EBCDIC format (with leading zeros suppressed), prints out the array and then halts.

As may be seen from the output, a list of the input data follows the "START EXECUTION" header line. The result of the program may be seen following the example trace of instructions.



## V CONCLUSIONS

The beneficial aspects of the interpreter as an educational aid for the student are twofold. First, the interpreter may be used as an educational aid to demonstrate and teach the principles involved in building operating systems and interrupt handlers. The principles of multiprocessing and multiprogramming may be taught by utilizing software without the requirement for the necessary hardware. At the present time, the Naval Postgraduate School does not have readily available a suitable software teaching aid for operating system principles. The AN/UYK-7 interpreter, possibly modified to run under a time-sharing system, would provide this capability. Secondly, the interpreter will give the student the ability to investigate and evaluate problem areas of the Navy's command and control systems. It will also provide a means of familiarization with the AN/UYK-7 for future "Fleet" users.

To the researcher, the interpreter is a tool for evaluating or improving existing operating systems for the AN/UYK-7. New concepts for subsystems for the Navy's command and control systems may now be devised and tested without the previously necessary hardware.

A brief review of present day interpreters reveals three important facts. First of all, most interpreters do not provide I/O on the simulated computer, and second, available memory in the simulated computer is often restricted. Finally, multiprocessing generally cannot be performed in a manner adequate to test and evaluate multiprocessing systems. The AN/UYK-7 interpreter provides limited I/O capability. However, this limitation may be overcome by incorporation of external I/O routines or implementation of additional IOC channels (see Appendix D for amplification).



The variable AN/UYK-7 memory realized in the interpreter allows the user a spectrum of options. These options vary from a minimum core requirement of 52K bytes, with the associated paging overhead, to maximum available core, with reduced or eliminated paging overhead.

The use of the PL360 language versus several other production type higher-level languages has afforded the user a reduced execution time per AN/UYK-7 instruction. The execution speed ratio is considerably lower than that in many other interpreters.

Due to insufficient time and the various permutations and combinations of instructions and data, it was not possible to completely test all instructions.

Areas of future study for using or improving the AN/UYK-7 interpreter are listed as follows:

1. Implementation of an operating system including a "Bootstrap" for the interpreter;
2. Investigation of operating systems for "Fleet" use on the AN/UYK-7;
3. Implementation under a time-sharing system (with the ability to display/modify registers and memory and restart the program);
4. Investigation of application programs limited only by the I/O devices available;
5. Implementation of additional IOC channels to provide better I/O capabilities;
6. Implementation of an assembler for use with the interpreter.





# CONTROL MEMORY ADDRESS TABLE

CMR ADDRESS		DESCRIPTION OF	LENGTH
(OCTAL)	(DECIMAL)	CONTROL MEMORY ADDRESS	
0 - 7	0 - 7	TASK ACCUMULATORS	32 EA
10	8	UNASSIGNED (ADDRESSABLE)	19
11 - 17	9 - 15	TASK INDEX REGISTERS	20 EA
30 - 57	-----	UNASSIGNED (NOT USABLE)	-----
60 - 67	24	BREAKPOINT REGISTER	20
70 - 77	25	ACTIVE STATUS REGISTER	23
100 - 107	26 - 33	INTERRUPT ACCUMULATORS	32 EA
110	34	CP MONITOR CLOCK	19
111 - 117	35 - 41	INTERRUPT INDEX REGISTERS	20 EA
120 - 127	42 - 49	INTERRUPT BASE REGISTERS	18 EA
130 - 137	-----	UNASSIGNED (NOT USABLE)	-----
140 - 157	50 - 65	DSW AND ICW REGISTERS	20 EA
160 - 167	66 - 73	STORAGE PROTECTION REGISTERS	21 EA
170 - 177	72 - 81	STORAGE IDENTIFICATION REGS	21 EA
200	82	P REGISTER	20
201	83	SIMTIME	32
202	84	MAINSWITCH	32

Table 1



[illegible]

36













```

*****
**      PROCEDURE SETFRAME - OBTAINS AN/UYK-7 MEMORY SPACE
**      *****
**      ICITL 1,71,18
**      *****
**      SPACE
**      *****
**      MACRO
**      ENTER
**      GBLC
**      ENTRY
**      USING
**      STM
**      L
**      MEND
**      SPACE
**      MACRO
**      EXIT
**      LM
**      BR
**      DROP
**      MEND
**      GBLC
**      SETC, $FRAME1
**      SPACE 2
**      CSECT
**      *****
**      GLOBAL PROCEDURE GETFRAME
**      *****
**      FUNCTION: OBTAIN STORAGE FOR PAGE FRAMES.
**      OBTAINS A SEGMENT OF CORE OF LENGTH (4K+SYSFREE)
**      TO THE MAXIMUM AMOUNT DESIRED BY THE USER. RETURNS
**      TO CALLER WITH NUMBER OF FRAMES OBTAINED AND A POINTER
**      TO THE START OF THE AREA.
**      *****
**      ENTRY: R0= MAX NUMBER OF PAGE FRAMES DESIRED
**      *****
**      RETURN R0= NUMBER OF FRAMES ACTUALLY OBTAINED
**      R1= BASE ADDRESS OF PAGE FRAME AREA
**      *****
**      NOTE: ROUTINE WILL FAIL IF THERE IS NOT ROOM FOR AT
**      LEAST ONE PAGE FRAME PLUS SYSTEM SPACE (SYSFREE).
**      *****
**      SYSFREE EQU (4*1024)
**      SPACE 5
**      EQU (4K FOR BUFFERS, ETC
*****

```







```

MEND
SPACE
MACRO
EXIT
14
BR 12,2,SAVE
DROP 14
MEND 12
GBLC &CSECT
&CSECT SETC, $PAGE 1
SPACE 2
&CSECT CSECT
GLOBAL PROCEDURE INITPAGE

14=RETURN ADDRESS
13=SAVE AREA ADDRESS
0=POINTER TO BUFFER CONTAINING RECORD TO
BE WRITTEN.

NOTE: CALLING PROGRAM IS RESPONSIBLE FOR STOPPING BEFORE
FILE SIZE IS EXCEEDED (S B37 OR D37 ABEND). FILE SIZE
AND BLOCKSIZE DETERMINED BY DD CARD.

SPACE 3
INITPAGE
ENTER
LTR 2,0 CLOSE??
BM INITCLOS YES
TM INITDCB+DCBOFLGS-IHADCB,X'10' OPEN??
BO INITWRT YES
SPACE (INITDCB, (OUTPUT))
OPEN
SPACE
WRITE INITDCB, SF, INITDCB, (2)
CHECK INITDCB
B INITEXIT
SPACE (INITDCB)
C CLOSE
DS OH
INITCLOS
INITEXIT
INITDCB DCB DDNAME=PAGEFILE, MACRF=(WL), DSORG=PS, RECFM=F, DEVD=DA
SPACE 5
* GLOBAL PROCEDURES GETPAGE AND PUTPAGE
*
*
*
*
14=RETURN ADDRESS
13=SAVE AREA ADDRESS
0=POINTER TO BUFFER
1=PAGE NUMBER (0 -> N-1)

```



```

*
GETPAGE      SPACE 3
ENTER        2,0
LTR          GOPAGE
BNM          BNM (PAGEDCB)
CLOSE        CLOSE
PAGEEXIT     PAGEEXIT
B            B
SPACE        SPACE
ST           1,PAGENO
TM           PAGEDCB+DCB0FLGS-IHADCB,X'10', OPEN??
BO           READPAGE
SPACE        SPACE
OPEN         (PAGEDCB, (UPDAT))
CLOSE        CLOSE
SPACE        SPACE
READPAGE     PDECBI,DI,PAGEDCB,(2),S',0,PAGENO+1
CHECK        CHECK PDECBI
SPACE        SPACE
DS           OH
PAGEEXIT     DS
EXIT         EXIT
SPACE        SPACE
5            5
PUTPAGE      LTR
ENTER        2,0
BNM          CLOSEPAGE
TM           1,PAGENO
BO           PAGEDCB+DCB0FLGS-IHADCB,X'10', OPEN??
CLOSE        CLOSE??
WRITEPAGE    WRITE
SPACE        SPACE
PAGEDCB      PAGEDCB,DI,PAGEDCB,(2),S',0,PAGENO+1
PAGEENO      PAGEENO
SAVE         DCB DSOR=DA,DDNAME=PAGEFILE,MACRF=(RIC,WIC),RECFM=F,OPTCD=R
            DC F,J,
            DS 7F
            DROP 12
            DCRD
            END
            MANUALLY DROP IT SINCE WE DON'T NEED "EXIT"

```





# APPENDIX C

## JOB CONTROL LANGUAGE

```
*****
* JCL FOR EXECUTING AN AN/UYK-7 PROGRAM USING THE LOAD MODULE *
*****
//JOBNAME JOB (XXXX,XXXXNT,XX),NAME,
//JOBLIB DD DSN=S2241,ANUYK7,DISP=SHR,UNIT=2314,VOL=SER=LINDA
//GO EXEC PGM=INT,REGION=60K
//GO SYSPRINT DD SYSOUT=A,DCB=(RECFM=FBA,LRECL=133,BLKSIZE=3325),
//GO SPACE=(0,1,1)
//SYSUDUMP DD SYSOUT=A
//GO.PAGEFILE DD UNIT=SYSDA,SPACE=(4096,16),DCB=BLKSIZE=4096
//GO.SYSIN DD *
//AN/UYK-7 PROGRAM DECK
/*
```

```
*****
* JCL FOR CREATING A NEW LOAD MODULE AND EXECUTING AN AN/UYK-7 PROGRAM *
*****
//JOBNAME JOB (XXXX,XXXXNT,XX),NAME,
//JOBLIB DD DSN=COJ12,PL360,DISP=SHR,VOL=SER=MARY,UNIT=2314
//COMP EXEC PGM=PL360,REGION=150K
//SYSPRINT DD SYSOUT=A,SPACE=(TRK,(20,10)),BLKSIZE=798
//SYSGO DD UNIT=SYSDA,SPACE=(TRK,(10,5)),RLSE,DISP=(,PASS),
//SYSIN DD *
//DCB=(RECFM=FBA,LRECL=80,BLKSIZE=800)
//PL360 PROGRAM DECK
//LINK EXEC PGM=IEWL,PARM=MAP,LIST,REGION=150K,COND=(0,NE,COMP)
//SYSLMOD DD DSN=S2241,ANUYK7,UNIT=2314,VOL=SER=LINDA,
//DISP=OLD,KEEP
//SYSLIB DD DSN=SYSLMOD,DISP=SHR,VOL=SER=MARY,DISP=SHR
//SYSPRINT DD SYSOUT=A,DCB=(RECFM=62A,395CL=121,BLKSIZE=1210),
//VOL=SER=LINDA
//SYSLIN DD DSN=*,COMP.SYSGO,DISP=(OLD,DELETE)
//GO EXEC PGM=*,LINK.SYSLMOD,REGION=150K,COND=(4,LT,LINK)
//SYSPRINT DD SYSOUT=A,DCB=(RECFM=FBA,LRECL=133,BLKSIZE=798),
//SPACE=(TRK,(10,5))
//SYSUDUMP DD SYSOUT=A,SPACE=(TRK,(10,5))
//SYSIN DD *
//AN/UYK-7 PROGRAM DECK
/*
```



## APPENDIX D

### EXTENDING I/O CAPABILITIES

The limitations imposed by the IOC would prevent running a generalized program such as the ULTRA-32 assembler or CMS-2 compiler which would require more complex I/O facilities. The following paragraphs describe two approaches to extend the capabilities of the IOC. It is important to note, however, that while it might be possible to run a large program such as a compiler, this is not the primary purpose for an interpreter and the execution time would be excessive.

The first alternative would be to implement the additional channels available in the IOC for other devices (e.g., tape, disk or punch). This method, while providing realism, requires considerable knowledge of PL360 and the AN/UYK-7.

A more efficient alternative than the first would be to use external I/O routines. These routines may be either IBM System/360 routines or routines written in compatible languages. The method of invoking these routines will require modification of the interpreter program. One method is to use the 'Enter Executive State' instruction, opcode 07 with f2 of 0, to call the external routines. One bit of the 16 bit field contained in this instruction could be a flag indicating that external I/O was the desired operation.

The recommended method is to modify the code for the 'Initiate I/O' instruction to include the use of the a field. This field then would indicate whether the IOC or the external I/O routines were to be invoked.



This second alternative would also eliminate the requirement that the user write IOC programs to execute the desired I/O.

Anyone modifying the interpreter program must consider the following possible consequence. The single data segment, which contains all declared variables, has only 640 bytes of additional area available. If declarations are increased above this amount data segment overflow will result and considerable modification of the interpreter program will be necessary.



# COMPUTER OUTPUT

## CONTROL CARDS

3  
2

MD 000100000106 000107000113 000114000120 000121000127 000128000134 000135000141  
RD 003 201 PL PL FI  
T 000120 000126 010000 001031

## OCTAL INSTRUCTION FORMAT

000000	770600000000		HALT. PREVENT LOOPING BY ANY CPU
000005	071000000001	000005	SEND INTER-PROCESSOR INTERRUPT TO CPU 0
000010	070600000000	000005	HALT CPU 1 FOR READING A CARD
000015	773600000000	000010	INITIATE I/O FOR WRITE TO ECHO PRINT THE CARD
000100	070600000000		INITIATE I/O FOR WRITE TO ECHO PRINT THE CARD
000101	070600000000		INITIATE I/O FOR WRITE TO ECHO PRINT THE CARD
000102	103300105001		LOAD A(1) WITH 2ND BUFFER WORD
000103	443300103000		COMPARE A(1) TO LOCATION 400
000104	533200100200		JUMP EQUAL TO SET FLAG AND WAIT FOR SORT
000105	102500104999		LOAD A(2) FROM Y(599) BITS 15-8, A(2)=2
000106	103400104999		LOAD A(3) FROM Y(599) BITS 7-0, A(3)=4
000107	650020641020		SHIFT A1, A0 RIGHT 4 BITS; SHIFT A1 RIGHT 4 BITS
000108	133700104999		DECREMENT A(3) BY 1
000109	443600104999		COMPARE A(3) TO ZERO
000110	532200100007		JUMP A(3) > 0 TO MEMORY LOCATION 107
000111	132700104999		DECREMENT A(2) BY 1
000112	442600104999		COMPARE A(2) TO ZERO
000113	532000100115		IF A(2) > 0 THEN GOTO MEMORY LOCATION 115
000114	513200100117		BRANCH TO STORE AT 117
000115	113300103500		LOAD A(1) WITH FIRST BUFFER WORD
000116	530600100006		BRANCH CONTENTS OF INDEX REG 2 IN LOCATION 2048
000117	232100011948		STORE A0 IN ARRAY BASED ON LOC IN INDEX REG 2
000118	250320000000		GOTO READ AT LOC 100
000119	512200100000		SET A(2) TO 0 BY COMPLEMENTING
000120	702200000000		SET FLAG AT 2049 TO ZERO TO INDICATE ARRAY COMPLETE
000121	242300002049		HALT WAIT FOR INTER-PROCESSOR INTERRUPT FROM CPU 1
000122	770601000000		LOAD A(7) WITH 0
000123	107300000000		LOAD PRINT BUFFER WITH 0
000124	247300105000		LOAD PRINT BUFFER WITH 0
000125	247300105001		LOAD PRINT BUFFER WITH 0
000126	070600000000		INITIATE I/O (WRITE A BLANK LINE)
000127	106200000001		LOAD A(6) WITH A(1)
000128	106200100200		LOAD A(5) FROM Y(599) BITS 7-0, A(5)=4
000129	104700104999		LOAD A(4) FROM Y(598) BITS 31-24, A(4)=8
000130	202100104998		LOAD INDEX REG 2 WITH ADDRESS OF ARRAY -1
000131	432100119498		COMPARE INDEX REG 2 TO LAST CELL LOC AND INCREMENT
000132	536200100055		IF CD OUTSIDE LIMITS BRANCH TO HALT AT Y(155)





```

000133 713330710300
000134 711310000000
000135 102320000000
000136 631020713160
000137 743440000000
000138 53120010351
000139 741470000000
000140 53120010036
000141 31100310397
000142 743445000000
000143 53120010046
000144 62102300000
000145 53060010036
000146 630200000000
000147 740470000000
000148 53120010036
000149 31100310496
000150 53060010036
000151 01100010497
000152 02070310530
000153 07040000800
000154 53060010031
000155 770600000000
002048 00000002099
002049 40300300000
001030 07050010000
001031 10000002100
001032 24030011700
001033 44030012048
001034 53320011033
001035 53060011060
001060 20130011700
001061 10400000001
001062 704200000000
001063 24430011701
001064 23130011702
001065 10330011702
001066 44330011700
001067 53320011069
001068 35530011700
001069 051010000000
001070 741420000000
001071 53320011080
001072 20130011700
001073 23130011704
001074 10530011704
001075 44530012048
001076 53420011064

ZERO OUT A(3) AND A(0)
ZERO OUT A(1)
LOAD A(2) FROM LOC SPECIFIED BY INDEX REG 2
SHIFT LEFT A1 24 BITS THEN INCREMENT A3
COMPARE A(3) TO A(4)
JUMP EQUAL TO Y(151)
COMPARE A(1) TO A(7)
BRANCH EQUAL TO Y(136)
CR A(1) WITH #FO
COMPARE A(3) TO A(5)
BRANCH EQUAL TO Y(146)
SHIFT A(1) LEFT 4 BITS
MANUAL JUMP TO Y(136)
SWAP A(0), A(1) BY 32 BIT SHIFT CIRCULAR
COMPARE A(0) TO A(7)
JUMP EQUAL TO 136
OR A(1) WITH #9F
MANUAL BRANCH TO Y(136)
OR A(1) WITH #FO
LOAD A(0); A(1) INTO THE READ/WRITE BUFFER
INITIALIZE I/O (WRITE)
MANUAL BRANCH TO Y(131) TO GET NEXT WORD
HALT
INITIALIZE LOCATION 2048 TO A VALUE OF 2099
INITIALIZE LOCATION 2049 TO A ONE IN SIGN POSITION
ENTER TASK STATE
2100 -> A(0)
2100 -> (1700)
A(0) = 2100 : (2048)
IF A(0) >= GOTO 1033
UNCOND JUMP TO 1060
(1700) -> B(1)
1 -> A(4)
A(4) -> A(4)
A(4) -> (1701)
B(1) -> (1702)
(1702) -> A(3)
A(3) : (1700)
JUMP IF =
(1700) + 1 -> (1700) & A(5)
2100 + B(1) -> A(1), 2100 + (B(1) + 1) -> A(2)
A(1) : A(2)
JUMP IF > TO SWITCH
(1700) -> B(1)
B(1) -> 1704 LOOP
(1704) -> A(5)
A(5) : (2048)
JUMP IF < TO LOAD

START OF LOOP : LOAD

```



001077 03070012049  
 001078 53020011073  
 001079 07000000000  
 001080 631200000000  
 001081 02171010000  
 001082 21130011701  
 001083 23130011705  
 001084 44030011705  
 001085 53520011064  
 001086 20130011700  
 001087 53060011073

# REGISTER/DATA INITIALIZATION

D 303400 4043040  
 D 000596 0000000F  
 D 000597 0000000F  
 D 33598 08000833  
 D 000599 01000204  
 D 000602 02590258  
 D 000700 2150025A  
 D 000800 2560025A  
 R 031113 00310F00  
 R 000147 00000005  
 R 000150 00020407  
 R 03151 FFFFFFFF  
 R 000152 FFFFFFFF  
 R 000167 00020406  
 R 33325 03113E00  
 R 000036 00000834  
 R 000043 00000064  
 R 000054 00000078  
 R 000082 00000064

# INITIALIZATION PHASE COMPLETE

# AN/UUK-7 CPU AND MEMORY CONFIGURATION

THE NUMBER OF CPU'S ACTIVE ARE 2  
 THE NUMBER OF PAGES IN CORE ARE 003  
 MEMORY AVAILABLE IS FROM 0 TO 003071  
 PROGRAM EXECUTION FOR CPU 0 WILL START AT LOCATION 000100  
 PROGRAM EXECUTION FOR CPU 1 WILL START AT LOCATION 001030  
 MEMORY DUMP IS FROM 000100 TO 000106  
 MEMORY DUMP IS FROM 000107 TO 000113  
 MEMORY DUMP IS FROM 000114 TO 000120  
 MEMORY DUMP IS FROM 000121 TO 000127

TEST & SET (2049)  
 JUMP IF SET TO LOOP  
 ENTER EXEC STATE TO TERMINATE  
 SWAP A(1) & A(2) SWITCH  
 A(1) -> 2100+(B(1)), A(2) -> 2100+(B(1)+1)  
 B(1) -> B(1)  
 B(1) -> 1705  
 A(0) : (1705) = 2100 : B(1)  
 JUMP IF <= TO LOAD  
 (1700) -> B(1)  
 JUMP UNCOND TO LOOP

FIELD OF CONSTANTS USED BY PROGRAM  
 BUFFER ADDRESSES FOR I/O INSTRUCTIONS  
 I/O READ INSTRUCTION  
 I/O WRITE INSTRUCTION

LOAD ICW P REG VALUE CLASS IV INTERRUPT FOR CPU 1

SET UP ASR TO INDICATE USE OF INTERRUPT REGISTERS  
 LOAD INDEX REG 2 WITH STARTING ADDRESS OF ARRAY  
 LOAD BASE REGISTER 1 WITH 100  
 LOAD CLASS II INTERRUPT ADDRESS 123 INTO CMR 144(OCTAL)  
 INITIALIZE P REG FOR CPU 0 TO LOCATION 100



MEMORY DUMP IS FROM 000128 TO 000134  
 MEMORY DUMP IS FROM 000135 TO 000141  
 TRACE FOR CPU 0 IS FROM 000120 TO 000126  
 TRACE FOR CPU 1 IS FROM 010000 TO 001031

\*\*\*\* START EXECUTION \*\*\*\*

23354  
 109  
 0  
 12  
 121  
 2312  
 122  
 5432  
 113  
 5867  
 110  
 115  
 114  
 103  
 2  
 120  
 118  
 4  
 0  
 105  
 102  
 1234567  
 108  
 12115  
 00022  
 107  
 123  
 119  
 134  
 101  
 106  
 5  
 112  
 116  
 100  
 114  
 12345678  
 113  
 999  
 123456



111  
117

```

UYK-7 ADDRESS (DECIMAL): 000120 IN INTERRUPT STATE FOR CPU # 0
ACTIVE STATUS REGISTER (IN HEX): 0010E06 P REGISTER (IN HEX): 00020014
OP CODE: 70 ACCUMULATOR DESIGNATOR: 2 ACCUMULATOR A VALUE (IN HEX): FFFFFFFF
F4 DESIGNATOR: 2 INDEX DESIGNATOR: 0 I DESIGNATOR OFF
ACCUMULATOR A+1 VALUE (IN HEX): FFFFFFFF AIB VALUE (IN HEX): 00073758

UYK-7 ADDRESS (DECIMAL): 000121 IN INTERRUPT STATE FOR CPU # 0
ACTIVE STATUS REGISTER (IN HEX): 0010E06 P REGISTER (IN HEX): 00020015
OP CODE: 24 ACCUMULATOR DESIGNATOR: 2 ACCUMULATOR A VALUE (IN HEX): 00000000
INDEX DESIGNATOR: 0 NO INDEXING
NO INDIRECT ADDRESSBASE REG DESIGNATOR: BASE 0 BASE REG VALUE (DECIMAL): 000000
BASIC OPERAND ADDRESS (DECIMAL): 2049 FINAL COMPUTED ADDRESS (DECIMAL): 002049
K DESIGNATOR: 3 (Y) (IN HEX): 80003000
ACCUMULATOR A+1 VALUE (IN HEX): FFFFFFFF

UYK-7 ADDRESS (DECIMAL): 000122 IN INTERRUPT STATE FOR CPU # 0
ACTIVE STATUS REGISTER (IN HEX): 0010E06 P REGISTER (IN HEX): 00020016
OP CODE: 77 ACCUMULATOR DESIGNATOR: 0 ACCUMULATOR A VALUE (IN HEX): 00000117
F4 DESIGNATOR: 6 INDEX DESIGNATOR: 0 I DESIGNATOR ON

UYK-7 ADDRESS (DECIMAL): 000123 IN INTERRUPT STATE FOR CPU # 0
ACTIVE STATUS REGISTER (IN HEX): 00053E00 P REGISTER (IN HEX): 0000007B
OP CODE: 10 ACCUMULATOR DESIGNATOR: 7 ACCUMULATOR A VALUE (IN HEX): 00000000
INDEX DESIGNATOR: 0 NO INDEXING
NO INDIRECT ADDRESSBASE REG DESIGNATOR: BASE 0 BASE REG VALUE (DECIMAL): 000000
BASIC OPERAND ADDRESS (DECIMAL): 0000 FINAL COMPUTED ADDRESS (DECIMAL): 000000
K DESIGNATOR: 0 (Y) (IN HEX): FC600000
ACCUMULATOR A+1 VALUE (IN HEX): 00000117

UYK-7 ADDRESS (DECIMAL): 000124 IN INTERRUPT STATE FOR CPU # 0
ACTIVE STATUS REGISTER (IN HEX): 00053E00 P REGISTER (IN HEX): 0000007C
OP CODE: 24 ACCUMULATOR DESIGNATOR: 7 ACCUMULATOR A VALUE (IN HEX): 00000000
INDEX DESIGNATOR: 0 NO INDEXING
NO INDIRECT ADDRESSBASE REG DESIGNATOR: BASE 1 BASE REG VALUE (DECIMAL): 000100
BASIC OPERAND ADDRESS (DECIMAL): 0500 FINAL COMPUTED ADDRESS (DECIMAL): 000600
K DESIGNATOR: 3 (Y) (IN HEX): 40404040
ACCUMULATOR A+1 VALUE (IN HEX): 00000117

UYK-7 ADDRESS (DECIMAL): 000125 IN INTERRUPT STATE FOR CPU # 0
ACTIVE STATUS REGISTER (IN HEX): 00053E00 P REGISTER (IN HEX): 0000007D
OP CODE: 24 ACCUMULATOR DESIGNATOR: 7 ACCUMULATOR A VALUE (IN HEX): 00000000
INDEX DESIGNATOR: 0 NO INDEXING
NO INDIRECT ADDRESSBASE REG DESIGNATOR: BASE 1 BASE REG VALUE (DECIMAL): 000100
BASIC OPERAND ADDRESS (DECIMAL): 0501 FINAL COMPUTED ADDRESS (DECIMAL): 000601

```





K DESIGNATOR: 3 (Y) (IN HEX): 40404040  
 ACCUMULATOR A+1 VALUE (IN HEX): 00000117  
 UYK-7 ADDRESS (DECIMAL): 000126 IN INTERRUPT STATE FOR CPU # 0  
 ACTIVE STATUS REGISTER (IN HEX): 00053E00 P REGISTER (IN HEX): 0000007E  
 OP CODE: 07 ACCUMULATOR DESIGNATOR: 0 ACCUMULATOR A VALUE (IN HEX): 00000117  
 INDEX DESIGNATOR: 0 NO INDEXING  
 NO INDIRECT ADDRESS BASE REG DESIGNATOR: BASE 0 BASE REG VALUE (DECIMAL): 000000  
 BASIC OPERAND ADDRESS (DECIMAL): 0800 FINAL COMPUTED ADDRESS (DECIMAL): 000800  
 F2 DESIGNATOR: 4  
 ACCUMULATOR A+1 VALUE (IN HEX): 40404040

00  
 2  
 4  
 5  
 12  
 13  
 14  
 22  
 100  
 101  
 102  
 103  
 104  
 105  
 106  
 107  
 108  
 109  
 110  
 111  
 112  
 113  
 114  
 115  
 116  
 117  
 118  
 119  
 120  
 121  
 122  
 123  
 999  
 2312  
 5432



5867  
12115  
23354  
123456  
1234567  
12345678

ADDRESS DECIMAL	MEMORY DUMP HEXIDECIMAL
000100	1C4002BC 1C400320 20B021F5 90B0212C ACA02014 215021F3 21C021F3
000107	D404D084 2DF021F3 91E021F3 AD202007 2D7021F3 916021F3 AD20200F
000114	A5202011 20B021F4 AC602006 4D10279C 54340000 A5202000 E1200000
000121	51300801 FC610000 23800000 53B021F4 53B021F5 1C400320 23000001
000128	22C021F3 227021F2 411021F2 8D10279C AF202037 E5B6E430 E4B20000
000135	21340000 CC84E59C F1C80000 ACA02033 F0CE0000 ACA02024 048021F1

# CPU NUMBER 0

## CONTROL MEMORY REGISTER OUTPUT

OCTAL REG #	DECIMAL REG #	HEXADECIMAL VALUE
-------------	---------------	-------------------

0	0	00000000
1	1	00000000
2	2	00000000
3	3	00000000
4	4	00000000
5	5	00000000
6	6	00000000
7	7	00000000
10	8	00000000
11	9	00000000
12	10	00000000
13	11	00000000
14	12	00000000
15	13	00000000
16	14	00000000
17	15	00000000
20	16	00000000
21	17	00000000
22	18	00000000
23	19	00000000







30	00000000
31	00000004
32	00000001
33	00000000
34	FFFFFFFF
35	00000000
36	00000000
37	00000000
38	00000000
39	00000000
40	00000000
41	00000000
42	00000000
43	00000064
44	00000000
45	00000000
46	00000000
47	00000000
48	00000000
49	00000000
50	ADDRESSABLE
51	ADDRESSABLE
52	ADDRESSABLE
53	ADDRESSABLE
54	ADDRESSABLE
55	ADDRESSABLE
56	ADDRESSABLE
57	ADDRESSABLE
58	ADDRESSABLE
59	ADDRESSABLE
60	ADDRESSABLE
61	00000000
62	00000000
63	00000000
64	00000000
65	00000000
66	00000000
67	00000000
68	00000000
69	00000000





		CPU NUMBER 1	
		CONTROL MEMORY REGISTER OUTPUT	
OCTAL REG #	DECIMAL REG #	HEXADECIMAL VALUE	
164	70	00000000	
165	71	00000000	
166	72	00000000	
167	73	00000000	
168	74	00000000	
169	75	00000000	
170	76	00000000	
171	77	00000000	
172	78	00000000	
173	79	00000000	
174	80	00000000	
175	81	00000000	
176	82	00020037	
177	83	00017BC9	
200			
201			
0	0	0000834	
1	1	0000116	
2	2	0000117	
3	3	000084D	
4	4	FFFFFFE	
5	5	000085D	
6	6	0000000	
7	7	0000000	
8	8	0000000	
9	9	000085D	
10	10	0000000	
11	11	0000000	
12	12	0000000	
13	13	0000000	
14	14	0000000	
15	15	0000000	
16	16	0000000	
17	17	0000000	
18	18	0000000	
19	19	0000000	
20	20	0000000	
21	21	0000000	
22	22	0000000	
23	23	0000000	
24	24	0000000	
25	25	0000000	
26	26	0000000	
27	27	0000000	
28	28	0000000	
29	29	0000000	
30	30	0000000	
31	31	0000000	
32	32	0000000	



[illegible]



37	USABLE	OR	ADDRESS	00000000
38	USABLE	OR	ADDRESS	00000000
39	USABLE	OR	ADDRESS	00000000
40	USABLE	OR	ADDRESS	00000000
41	USABLE	OR	ADDRESS	00000000
42	USABLE	OR	ADDRESS	00000000
43	USABLE	OR	ADDRESS	00000000
44	USABLE	OR	ADDRESS	00000000
45	USABLE	OR	ADDRESS	00000000
46	USABLE	OR	ADDRESS	00000000
47	USABLE	OR	ADDRESS	00000000
48	USABLE	OR	ADDRESS	00000000
49	USABLE	OR	ADDRESS	00000000
50	USABLE	OR	ADDRESS	00000000
51	USABLE	OR	ADDRESS	00000000
52	USABLE	OR	ADDRESS	00000000
53	USABLE	OR	ADDRESS	00000000
54	USABLE	OR	ADDRESS	00000000
55	USABLE	OR	ADDRESS	00000000
56	USABLE	OR	ADDRESS	00000000
57	USABLE	OR	ADDRESS	00000000
58	USABLE	OR	ADDRESS	00000000
59	USABLE	OR	ADDRESS	00000000
60	USABLE	OR	ADDRESS	00000000
61	USABLE	OR	ADDRESS	00000000
62	USABLE	OR	ADDRESS	00000000
63	USABLE	OR	ADDRESS	00000000
64	USABLE	OR	ADDRESS	00000000
65	USABLE	OR	ADDRESS	00000000
66	USABLE	OR	ADDRESS	00000000
67	USABLE	OR	ADDRESS	00000000
68	USABLE	OR	ADDRESS	00000000
69	USABLE	OR	ADDRESS	00000000
70	USABLE	OR	ADDRESS	00000000
71	USABLE	OR	ADDRESS	00000000
72	USABLE	OR	ADDRESS	00000000
73	USABLE	OR	ADDRESS	00000000
74	USABLE	OR	ADDRESS	00000000
75	USABLE	OR	ADDRESS	00000000
76	USABLE	OR	ADDRESS	00000000



173  
174  
175  
176  
177  
200  
201

77  
78  
79  
80  
81  
82  
83

\*\*\*\* END EXECUTION \*\*\*\*

00000000  
00000000  
00000000  
00000000  
00000000  
00000000  
00000000  
0001C7F3





# COMPUTER PROGRAM

```

0001 BEGIN
0002 EXTERNAL PROCEDURE INITPAGE (R14): NULL;
0003 EXTERNAL PROCEDURE GETPAGE (R14): NULL;
0004 EXTERNAL PROCEDURE PUTPAGE (R14): NULL;
0005 EXTERNAL PROCEDURE GETFRAME (R14): NULL;
0006 EXTERNAL PROCEDURE SETZONE(8, #96FO);
0007 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0008 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0009 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0010 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0011 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0012 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0013 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0014 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0015 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0016 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0017 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0018 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0019 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0020 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0021 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0022 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0023 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0024 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0025 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0026 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0027 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0028 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0029 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0030 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0031 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0032 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0033 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0034 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0035 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0036 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0037 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0038 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0039 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0040 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);
0041 EXTERNAL PROCEDURE FUNCTION CLR(1, #1500);
0042 EXTERNAL PROCEDURE FUNCTION SETZONE(8, #96FO);

```



0043  
0044  
0045  
0046  
0047  
0048  
0049  
0050  
0051

```
PROCEDURE BRANCH (R14);
BEGIN
  CASE R1 OF
    BEGIN
      EXECREMOTE;
      GOTO SETUP;
      GOTO WIPEOUT;
    END;
  END;
END;
```

0052  
0053  
0054  
0055  
0056  
0057  
0058  
0059  
0060  
0061  
0062  
0063  
0064  
0065  
0066  
0067  
0068  
0069  
0070  
0071  
0072  
0073  
0074  
0075  
0076  
0077  
0078

```
PROCEDURE COMPUTESPECY (R14);
BEGIN
  COMMENT THIS PROCEDURE COMPUTES THE OPERAND ADDRESS ACCORDING TO
  THE OPTIONAL INDIRECT ADDRESS WORD FORMAT;
  ARRAY 2 INTEGER REGSAVYCOM; INTEGER SAV14;
  SAV14 := R14; STM(R3,R4,REGSAVYCOM);
  OPERAND := INST AND #FFFF; COMMENT SY ADDRESS;
  R4 := INST AND #E0000 SHRL 15; COMMENT B VALUE IN INSTRUCTION;
  IF REPLACE THEN
    BEGIN
      R3 := CPUBASE + BASEG + 24; REPLACELOC := R3;
      R4 := B3 AND #3FFFF; R3 := R3 + OPERAND;
      REPLACESTOREVAL := R3;
    END;
  R3 := R4 + BASEG + CPUBASE; BASEREGLOC := R3;
  R4 := OPERAND + B3 AND #3FFFF; COMMENT SY + (S(B));
  R3 := IAW SHLL 2;
  SET(INDEX);
  IF R3 < 0 THEN
    BEGIN
      COMMENT GET B(B);
      IF R4 = 0 THEN GOTO NOINDEXREG;
      R4 := R4 + CPUBASE + INDEXG; INDEXREGLOC := R4;
      R4 := R4 AND #FFFF; INDEXREGVAL := R4;
      OPERAND := OPERAND + R4 AND #3FFFF; GOTO FINISH;
    END;
  NOINDEXREG: R4 := R4 - R4; INDEXREGVAL := R4; RESET(INDEX);
  FINISH: LM(R3,R4,REGSAVYCCM); R14 := SAV14;
END;
```



```

PROCEDURE COMPUTEY (R14);
BEGIN COMMENT THIS PROCEDURE COMPUTES OPERAND ADDRESS Y BY ADDING Y +
  (B15) + S(15) OF INSTRUCTION WORD;
  INTEGER SAV14; REGSAVCOM;
  ARRAY 2 INTEGER REGSAVCOM; SAV14 := R14;
  STM(R3,R4,REGSAVCOM); COMMENT Y VALUE;
  OPERAND := INST AND #1FFF; COMMENT INDEX REGISTER NUMBER;
  R3 := INST SHLL 12 SHRL 29;
  SET(INDEX);
  IF R3 = 0 THEN
    BEGIN
      R3 := INDEXREGVAL := R3; RESET(INDEX); GOTO NOINDEXREGS; END;
      R4 := R3 SHLL 2 + CPUBASE + INDEXG; COMMENT ADDR OF INDEX REGISTER;
      R3 := B4 AND #FFFF; INDEXREGLOC := R4;
      INDEXREGVAL := OPERAND + R3; COMMENT Y + INDEX REGISTER VALUE;
      NOINDEXREGS; R3 := INST SHLL 16 SHRL 29; COMMENT BASE REGISTER NUMBER;
      IF REPLACE THEN COMMENT OPERAND ADDRESS USES S(6) VICE S(5) FOR
        REPLACE INSTRUCTIONS IN THE REPEAT MODE;
      BEGIN
        R4 := CPUBASE + BASEG + 24; REPLACELOC := R4;
        R3 := B4 AND #3FFFF;
        R4 := R4 + OPERAND; REPLACESTOREVAL := R4;
      END;
      R4 := R3 SHLL 2 + CPUBASE + BASEG; COMMENT ADDRESS OF BASE REGISTER;
      BASEREGLOC := R4;
      R3 := B4 AND #3FFFF; COMMENT GET THE VALUE;
      OPERAND := OPERAND + R3 AND #3FFFF;
      LM(R3,R4,REGSAVCOM); R14 := SAV14;
    END;
END;

```

```

PROCEDURE ADD (R14); COMMENT ADDS R2 AND R3 AND RETURNS VALUE IN R6
  ALSO SETS FIXED POINT OVERFLOW IF NEEDED;
BEGIN
  ASR := ASR AND #FFFFFFF7; R6 := R2; ALR(R6,R3);
  IF OVERFLOW OR THEN R6 := R6 + 1;
  IF R2 > 0 AND R3 > 0 AND R6 < 0 THEN ASR := ASR OR #08;
  IF R2 < 0 AND R3 < 0 AND R6 > 0 THEN ASR := ASR OR #08;
END;

```



```

PROCEDURE NORMREAD (R14);
BEGIN
  COMMENT USED FOR OPCODES 10 - 47;
  ARRAY 3 INTEGER SAVENREAD; INTEGER SAVE14;
  STM(R2,R4,SAVENREAD); SAVE14 := R14;
  R6 := R6 + 1;
  CASE R6 OF
    BEGIN
      BEGIN
        R4 := ASR; R2 := INDEXREGVAL AND #FFFF;
        R3 := INS; SHL 16 SHRA 16; ADD;
        ASR := R4; R6 := OPERAND;
      END;
      OPERAND := OPERAND SHLL 16 SHRA 16;
      OPERAND := OPERAND SHLL 16;
      NULL;
      OPERAND := OPERAND AND #FF;
      OPERAND := OPERAND SHRL 8 AND #FF;
      OPERAND := OPERAND SHRL 16 AND #FF;
      OPERAND := OPERAND SHRL 24;
    END;
    LMR(R2,R4,SAVENREAD); R14 := SAVE14;
  END;

```

```

0116
0117
0118
0119
0120
0121
0122
0123
0124
0125
0126
0127
0128
0129
0130
0131
0132
0133
0134
0135
0136
0137

```

```

COMMENT K = 0;

COMMENT K = 1;
COMMENT K = 2;
COMMENT K = 3;
COMMENT K = 4;
COMMENT K = 5;
COMMENT K = 6;
COMMENT K = 7;

```

```

PROCEDURE WRITSTRING (R14);
  PREVIOUSLY PUT IN THE WBUF & STORES THE REGS & BLANKS THE WBUF;
  BEGIN
    ARRAY 4 INTEGER REGWRIT;
    STM(R14,R1,REGWRIT);
    R0 := WBUF; WRITE; MVC(131,WBUF,BLANK);
    LMR(R14,R1,REGWRIT);
  END;
  COMMENT END OF WRITSTRING;

```

```

0138
0139
0140
0141
0142
0143
0144
0145

```









```

MEM(R11 + 328) := R3;
END;
END; COMMENT END OF CASE STATEMENT;
ENDINTER:R1 := 2; BRANCH;
END;

COMMENT LOAD THE P REG;
COMMENT END CLASS 4 INTERRUPT;

COMMENT END INTERRUPT;

```

```

0194
0195
0196
0197
0198

```



```

SEGMENT PROCEDURE MEMORY (R14);
COMMENT SIMULATES AN/UWK-7 MEMORY. THIS PROCEDURE ACCOMPLISHES
ALL MEMORY ACCESSES AND DOES PAGING OF THE SIMULATED AN/UWK-7
MEMORY AS REQUIRED BY THE CPU AND I/O;
BEGIN ARRAY 9 INTEGER RECSAVEM; INTEGER SAVE14;
0199
0200
0201
0202
0203

```

```

PROCEDURE FETCHPAGE (R14);
COMMENT LOADS A PAGE * 2 SPECIFIED BY R2 INTO MEMORY;
BEGIN INTEGER SAVE14; ARRAY 9 INTEGER SAVEREGS;
SAVE14 := R14; STM(R0,R8,SAVEREGS);
R14 := @PAGEABLE;
R4 := 2; R5 := VPAGES - 1 SHLL 1 + R14;
R4 COMMENT R4 := INCREMENT R5 = COMPAREAND;
FOR R1 := 224 STEP _32 UNTIL 128 DO COMMENT R1 = MASK FOR CLI INST;
BEGIN
R3 := @PAGEABLE;
BALR(R14,R0);
EX(R1,CLI(0,B3));
IF = THEN GOTO FOUND;
BXLE(R3,R4,B14);
END;
FOUND: LH(R4,B3); R0 := R4; R4 := R4 AND #4000;
R0 := R0 AND #FF SHLL 12 + MEMBASE;
R6 := @PAGEABLE;
IF R4 = 0 THEN COMMENT DIRTY PAGE, MUST WRITE OUT;
BEGIN
PUTPAGE;
END;
R4 := 2; COMMENT SET ALL PAGES UNREFERENCED;
BALR(R14,R0);
OI(32,B6);
BXLE(R6,R4,B14);
LH(R7,B3); COMMENT SET OLD PAGE NOT IN CORE;
R6 := #8000 XOR R7; R1 := R1 SHLL 1;
STH(R6,B3); R1 := PAGEABLE(R1) AND #FFF OR #E000;
PAGEABLE(R2) := R6; COMMENT ACTUAL PAGE #;
R1 := R2 SHLL 1;
GETPAGE;
R14 := SAVE14;
R14 := LM(R0,R8,SAVEREGS);
END;
0204
0205
0206
0207
0208
0209
0210
0211
0212
0213
0214
0215
0216
0217
0218
0219
0220
0221
0222
0223
0224
0225
0226
0227
0228
0229
0230
0231
0232
0233
0234
0235
0236
0237
0238
0239
0240

```

```

PROCEDURE MEMINTERRUPT (R14);
COMMENT SET UP INTERRUPT CALLS FOR MEMORY ACCESSES OUTSIDE OF RANGE;
0241
0242

```



```

0243 BEGIN INTEGER SAVE14; ARRAY 9 INTEGER SAVEREGS;
0244 SAVE14 := R14; STM(R0,R8,SAVEREGS);
0245 R5 := R5 SHRL 14 SHLL 4; R1 := MEMCASE;
0246 CASE R1 OF
0247 BEGIN
0248 R2 := R5 OR 2; COMMENT INSTRUCTION FETCH CASE;
0249 R2 := R5; COMMENT OPERAND FETCH CASE;
0250 R2 := R5; COMMENT STORE CASE;
0251 R2 := R5 OR 10; COMMENT IOC MEMORY FETCH;
0252 R2 := R5 OR 10; COMMENT IOC MEMORY STORE;
0253 R2 := R5; COMMENT UNCONDITIONAL NORMSTORE MEMORY FETCH;
0254 R2 := R5; COMMENT INDIRECT ADDR FETCH;
0255 END;
0256 R1 := 1; INTERRUPT;
0257 R14 := SAVE14; LM(R0,R8,SAVEREGS);
0258 END;

0259 PROCEDURE MEMFETCH (R14);
0260 COMMENT FETCH THE AN/UNK-7 MEMORY ADDRESS IN R5, RETURN VALUE IN R8;
0261 BEGIN INTEGER SAVE14; ARRAY 8 INTEGER SAVEREGS;
0262 SAVE14 := R14; STM(R0,R7,SAVEREGS);
0263 R14 := MEMLIMIT;
0264 IF R5 >= R14 THEN
0265 BEGIN
0266 R8 := R5 SHLL 2 + MEMBASE; R8 := B8; GOTO ENDFETCH;
0267 IF PAGING THEN MEMINTERRUPT;
0268 BEGIN
0269 R2 := R5 SHRL 10 SHLL 1; COMMENT R2 = PAGE # SHLL 1;
0270 R5 := R5 AND #3FF SHLL 2; COMMENT R5 = LINE #;
0271 SETR3 R3 := PAGETABLE(R2); COMMENT R3 = TABLE ENTRY FOR PAGE(R2);
0272 IF R3 < 0 THEN
0273 BEGIN
0274 R4 := R3 AND #COFF;
0275 PAGETABLE(R2) := R4;
0276 R3 := R3 AND #FF SHLL 12 + MEMBASE + R5; COMMENT MAKE IT A REFERENCED PAGE;
0277 R4 := R3; GOTO ENDFETCH;
0278 R4 := R3;
0279 END;
0280 FETCHPAGE; GOTO SEIR3; LM(R0,R7,SAVEREGS);
0281 ENDFETCH; R14 := SAVE14;
0282 END;

0282 PROCEDURE MEMSTORE (R14);
0283 COMMENT STORE THE VALUE PASSED IN R2 INTO ADDRESS IN OPERAND;
0284 BEGIN INTEGER SAVE14; ARRAY 9 INTEGER SAVEREGS;
0285 SAVE14 := R14; STM(R0,R8,SAVEREGS);
0286 R14 := MEMLIMIT;

```





```

IF OPERAND >= R14 THEN BEGIN R5 := OPERAND; MEMINTERRUPT; END;
IF PAGING THEN
  BEGIN
    COMMENT NO PAGING, BYPASS PAGING;
    R8 := OPERAND SHLL 2 + MEMBASE; B8 := R2; GOTO ENDSTORE;
  END;
R2 := OPERAND SHRL 10 SHLL 1; COMMENT R3=VIRTUAL PAGE # SHLL1;
R4 := OPERAND AND #3FF SHLL 2; COMMENT R4 = LINE #;
SETR5: R5 := PAGETABLE(R3); COMMENT PAGE IS IN MEMORY;
IF R5 < 0 THEN
  BEGIN
    R6 := R5 AND #80FF; PAGETABLE(R3) := R6; COMMENT DIRTY PAGE;
    R6 := R5 AND #FF SHLL 12 + MEMBASE + R4; COMMENT 360 ADDRESS;
    B6 := R2; GOTO ENDSTORE;
  END;
R6 := R2; R2 := R3;
FETCHPAGE: R2 := R6; GOTO SETR5;
ENDSTORE: R14 := SAVE14; LM(R0,R8,SAVEREGS);
END;

SAVE14 := R14; STM(R0,R8,REGSAVEM);
R1 := R1 + 1; MEMCASE := R1;
CASESTART: CASE R1 OF
  BEGIN
    R7 := MEM(CPJBASE + 328); COMMENT P REG IN R7;
    R2 := R7 AND #FFFF; COMMENT R2 = DISPLACEMENT;
    R4 := R3 AND #E000 SHRL 17 SHLL 2; COMMENT B REG WITH DISPLACE;
    R3 := ASR SHLL 20; COMMENT BIT 11 OF ASR IN SIGN BIT OF R3;
    IF R3 < 0 THEN
      BEGIN
        R3 := CPUBASE + R4 + 168; GOTO NOPROCK;
      END;
    R3 := CPUBASE + R4 + 64;
    IF EXECSTATE THEN GOTO NOPROCK;
    R5 := ASR AND #200; IF R5 > 0 THEN GOTO NOPROCK;
    R5 := R3 + 200; COMMENT R5 = ADDRESS OF SPR;
    R5 := B5 SHLL 11; COMMENT R5 = SPR CONTENTS WITH SHIFT;
    IF R5 > 0 THEN
      BEGIN
        R1 := R2; R2 := 13; INTERRUPT; END;
        R5 := R5 SHRL 11 AND #FFFF;
        IF R2 > R5 THEN
          BEGIN
            R1 := R2;
            R2 := 14; INTERRUPT; END;
          END;
        R5 := R3 + R2; COMMENT R5 = UYK-7 ADDR;
        R2 := MEM(CPUBASE + 96) SHLL 13; COMMENT R2 HAS BREAKPOINT;
        IF R2 < 0 THEN
          BEGIN
            R2 := R2 SHLL 1 SHRL 14; COMMENT R2 CONTAINS BREAKPOINT ADDR;
          END;
        NOPROCK;
      END;

```



```

IF R2 = R5 THEN
BEGIN
R6 := MEM(CPUBASE + 336) AND #F000; COMMENT LOAD SWITCHES;
IF R6 > 0 THEN
BEGIN
R6 := ASR SHRL 20 SHLL 1; R1 := 1; CPUSTATE(R6) := R1;
MEM(CPUBASE + 100) := ASR; R1 := 2; BRANCH;
END;
R1 := 2; R2 := 11; INTERRUPT;
END;
END; TRACEDD THEN
IF
BEGIN
R1 := ASR SHRL 20 AND #07 + 1;
CASE R1 OF
BEGIN
BEGIN R2 := R2 - R2; R3 := 4; END;
BEGIN R2 := 8; R3 := 12; END;
BEGIN R2 := 16; R3 := 20; END;
END; R2 := TRACEVAL(R2); R3 := TRACEVAL(R3);
IF R2 <= R5 AND R3 >= R5 THEN
BEGIN
SET(TRACE); PREGVAL := R7; LOC := R5;
END ELSE
END RESET(TRACE);
END;
MEMFETCH; R7 := R7 + 1 AND #EFFF;
MEM(CPUBASE + 328) := R7; INST := R8;
END;
BEGIN
R7 := BASEREGLOC; R7 := 87; COMMENT R7 = BASE REG CONTENTS;
R6 := ASR AND #A0;
IF R6 > 0 OR EXECSTATE THEN GOTO NOCHK;
R5 := BASEREGLOC + 205; R5 := B5; COMMENT R5 = SPR;
R6 := R5 SHLL 12;
IF R6 >= 0 THEN
BEGIN
R1 := 2; R2 := 6; INTERRUPT;
END;
R6 := R5 AND #FFFF + R7; COMMENT R6 = MAX ADDR OF SEGMENT;
IF OPERAND > R6 THEN
BEGIN
R1 := 2; R2 := 10; INTERRUPT;
END;
NOCHK: R6 := MEM(CPUBASE + 96) SHLL 12; COMMENT START BREAKPOINT CHECK;
IF R6 < 0 THEN
BEGIN
R6 := R6 SHRL 12 AND #3FFFF;

```



```

IF OPERAND = R6 THEN
BEGIN
R4 := MEM(CPUBASE + 336) AND #F000; COMMENT CHECK SWITCH;
IF R4 > 0 THEN
BEGIN
R6 := ASR SHRL 20 SHLL 1; R1 := 1; CPUSTATE(R6) := R1;
MEM(CPUBASE + 100) := ASR; R1 := 2; BRANCH;
END;
R1 := 2; R2 := 5; INTERRUPT;
END;
END;
R5 := OPERAND; MEMFETCH; OPERAND := R8;
IF CHARACDR THEN
BEGIN
COMMENT CHARACTER ADDRESSING;
R5 := IAWP; R4 := 32 - IAWW;
OPERAND := OPERAND SHRL R5 SHLL R4 SHRL R4;
END;
END;
COMMENT OPERAND STORE CASE;
R7 := BASEREGLOC; R7 := B7;
R6 := ASR AND #A00;
IF R6 > 0 OR EXECSTATE THEN GOTO NOPROTEST;
R5 := BASEREGLOC + 200; R5 := B5; COMMENT R5 = SPR;
R6 := R5 SHLL 13;
IF R6 > 0 THEN COMMENT OPERAND WRITE INTERRUPT;
BEGIN
R1 := 2; R2 := 9; INTERRUPT;
END;
R6 := R5 AND #FFFF + R7; COMMENT R6 = MAX ADDRESS;
IF OPERAND > R6 THEN
BEGIN
COMMENT OPERAND LIMIT INTERRUPT;
R1 := 2; R2 := 10; INTERRUPT;
END;
NOPROTEST: R6 := MEM(CPUBASE + 96) SHLL 12; COMMENT BREAKPOINT;
IF R6 < 0 THEN
BEGIN
R6 := R6 SHRL 12 AND #3FFFF;
IF OPERAND = R6 THEN
BEGIN
R4 := MEM(CPUBASE + 336) AND #F000; COMMENT CHECK SWITCHES;
IF R4 > 0 THEN
BEGIN
R6 := ASR SHRL 20 SHLL 1; R1 := 1; CPUSTATE(R6) := R1;
MEM(CPUBASE + 100) := ASR; R1 := 2; BRANCH;
END;
R1 := 2; R2 := 5; INTERRUPT;
END;
END;

```



```

IF CHARADDR THEN
BEGIN
R5 := OPERAND; MEMFETCH; COMMENT NEED OLD OPERAND (IN R8);
R6 := 32 - IAW;
R5 := R6 - IAW;
R4 := R5; SHLL R5; COMMENT BUILD MASK;
R4 := R2 SHLL R5; COMMENT BUILD CHARACTER;
R2 := R8 AND R4 OR R2; COMMENT BUILD FINAL WORD;
R2 := R5;
END;
MEMSTORE;
END;
BEGIN
R5 := R4; COMMENT IOC FETCH FROM MEMORY;
R5 := R4; MEMFETCH; REGSAVEM(8) := R8;
END;
BEGIN
R5 := OPERAND; COMMENT IOC STORE INTO MEMORY;
R5 := R4; MEMSTORE; OPERAND := R3;
END;
BEGIN
R5 := OPERAND; COMMENT UNCONDITIONAL FETCH FOR NORMSTORE;
R5 := OPERAND; MEMFETCH; OPERAND := R8;
END;
BEGIN
R5 := OPERAND; COMMENT INDIRECT ADDRESSING, OPERAND FETCH;
IF EXECSTATE THEN GOTO ENDIACHK;
R1 := ASR SHLL 20;
IF R1 < 0 THEN
BEGIN
R2 := BASEREGLOC + 96; R2 := B2 SHLL 14;
IF R2 >= 0 THEN
BEGIN
R1 := 2; R2 := 6; INTERRUPT; END;
R2 := R2 SHLL 1;
IF R2 >= 0 THEN
BEGIN
R1 := 2; R2 := 6; INTERRUPT; END;
END; ELSE
BEGIN
R2 := BASEREGLOC + 200; R2 := B2 SHLL 14;
IF R2 >= 0 THEN
BEGIN
R1 := 2; R2 := 6; INTERRUPT;
END;
END;
END;
ENDIACHK: R1 := 2; GOTO CASESTART; COMMENT GO CHECK OPERAND FETCH;
END;
END;
LM(R0, R8, REGSAVEM); R14 := SAVEL4;
END; COMMENT END MEMORY PROCEDURE;

```





```

PROCEDURE NORMSTORE (R14);
BEGIN
  INTEGER SAVE14; SAVE14 := R14;
  R4 := OPERAND; R1 := 5; MEMORY;
  R6 := R6 + 1;
  CASE R6 OF
    BEGIN
      GOTO FINISH;
    BEGIN
      R5 := R5 AND #FFFF; OPERAND := OPERAND AND #FFFF0000 OR R5;
      COMMENT K = 0;
      COMMENT K = 1;
    END;
    BEGIN
      R5 := R5 SHLL 16; OPERAND := OPERAND AND #FFFF OR R5;
      COMMENT K = 2;
    END;
    BEGIN
      OPERAND := R5;
      COMMENT K = 3;
    END;
    BEGIN
      R5 := R5 AND #FF; OPERAND := OPERAND AND #FFFFFF00 OR R5;
      COMMENT K = 4;
    END;
    BEGIN
      R5 := R5 AND #FF SHLL 8; OPERAND := OPERAND AND #FFFFFF00FF OR R5;
      COMMENT K = 5;
    END;
    BEGIN
      R5 := R5 AND #FF SHLL 16; OPERAND := OPERAND AND #FF00FFFF OR R5;
      COMMENT K = 6;
    END;
    BEGIN
      R5 := R5 AND #FF SHLL 24; OPERAND := OPERAND AND #FFFFFF OR R5;
      COMMENT K = 7;
    END;
  END;
  R2 := OPERAND; OPERAND := R4; R1 := 2; MEMORY;
  FINISH: R14 := SAVE14;
END;

PROCEDURE TIME (R14);
BEGIN
  ARRAY 4 INTEGER TSAVE; STM(R11,R14,TSAVE);
  R12 := MEM(CPUBASE + 332) + R8; COMMENT SIMTIME + INSTRUCTION TIME;
  MEM(CPUBASE + 332) := R12;
  R12 := MEM(CPUBASE + 136);
  IF R12 < 0 THEN GOTO ENDT;
  R12 := R12 - R8; MEM(CPUBASE + 136) := R12;
  IF R12 < 0 THEN
    BEGIN
      R1 := 2; R2 := 15; INTERRUPT;
    END;
  ENDT: LM(R11,R14,TSAVE);
END;

```



```

PROCEDURE DUMPREGS (R14);
BEGIN
  COMMENT THIS PROCEDURE DUMPS THE CMR REGISTERS;
  INTEGER SAVE14; ARRAY 8 INTEGER REGSAVED;
  SAVE14 := R14; STM(R0,R8,REGSAVED);
  R0 := @WBUF; WRITE;
  MVC(29,WBUF(6),CONTROL MEMORY REGISTER OUTPUT");
  R0 := @WBUF; WRITE; MVC(60,WBUF,BLANK); WRITE;
  MVC(44,WBUF,"OCTAL REG #",DECIMAL,REG #,HEXADECIMAL VALUE");
  R0 := @WBUF; WRITE; MVC(44,WBUF,BLANK); WRITE;
  R1 := STARTDUMP AND #1FF; R2 := ENDDUMP AND #1FF; R7 := #F0;
  R8 := @SAVEX;
  WHILE R1 <= R2 DO
    BEGIN
      R3 := R1 SHRL 6 OR R7;
      IF R3 = R7 THEN R3 := #40; STC(R3,WBUF(4));
      R4 := R3 AND #38 SHRL 3 OR R7;
      IF R4 = #40 AND R4 = R7 THEN R4 := #40; STC(R4,WBUF(5));
      R5 := R1 AND #07 OR R7; STC(R5,WBUF(6));
      R2 := R3; R3 := IC(R3,CMRADDR(R1));
      IF R3 = 255 THEN
        BEGIN
          MVC(24,WBUF(13),"NOT USABLE OR ADDRESSABLE");
          GOTO OUTPUT;
        END;
      CVD(R3,SAVEX); R4 := R4 - R4; R5 := R4; R6 := #40;
      IC(R4,MEM(R8 + 6)); IC(R5,MEM(R8 + 7)); R4 := R4 OR R7;
      IF R4 = R7 THEN STC(R6,WBUF(17)) ELSE STC(R4,WBUF(17));
      R5 := R5 SHRL 4 OR R7; STC(R5,WBUF(18));
      R6 := 39; R5 := R3 SHLL 2 + CPUBASE; R3 := B5;
      FOR R5 := 0 STEP 4 UNTIL 28 DO
        BEGIN
          R4 := R3 SHRL R5 AND #0F; IC(R4,HEX(R4));
          STC(R4,WBUF(R6)); R6 := R6 - 1;
        END;
      OUTPUT:R0 := @WBUF; WRITE; MVC(50,WBUF,BLANK); R1 := R1 + 1;
      END;
      LM(R0,R8,REGSAVED); R14 := SAVE14;
    END;
  END;

```













```

END;          == R3; GOTO GOT;
INST;
END;
ELSE GOTO ENDCCHAIN;
END;
BEGIN
R2 := ASR SHRL 20 SHLL 4;
IF -CAR THEN
BEGIN
IF R6 > 15 THEN R6 := #06 ELSE R6 := #07;
R1 := R5 SHLL 5 OR R6;
R2 := R2 OR R1;
END;
R1 := 3; INTERRUPT;
END;
BEGIN
R6 := R6 SHLL 4 + R5 SHLL 3 + 4;
COMMENT LOAD IOCMEM 22; INDEX CM;
IOCMEM(R6) := R3;
END;
BEGIN
REALCLOCK := R3;
R6 := R6 SHLL 4 + R5 SHLL 3 + 4;
R2 := IOCMEM(R6);
R1 := 4; MEMORY;
END;
BEGIN
IF R6 > 1 THEN
BEGIN
OPCODE := 10; GOTO STARTIO;
END;
R6 := R6 SHLL 4 OR R5;
R2 := 1 SHLL R6 OR R3;
R1 := 4; MEMORY;
END;
END;
BEGIN
IF R6 > 1 THEN
BEGIN
OPCODE := 14; GOTO STARTIO;
END;
R6 := R6 SHLL 4 OR R5;
R1 := 1 SHLL R6;
R2 := -1 XOR R1 AND R3;
R1 := 4; MEMORY;
END;
END;
BEGIN
IF R3 < 0 THEN
BEGIN
OPCODE := OPERAND + 1;
GOTO GET;

```

```

0653
0654
0655
0656
0657
0658
0659
0660
0661
0662
0663
0664
0665
0666
0667
0668
0669
0670
0671
0672
0673
0674
0675
0676
0677
0678
0679
0680
0681
0682
0683
0684
0685
0686
0687
0688
0689
0690
0691
0692
0693
0694
0695
0696
0697
0698
0699
0700

```



```

0701 END ELSE
0702 BEGIN
0703   OPERAND := OPERAND + 2;
0704   R2 := R3 OR #80000000;
0705   R1 := 4; MEMORY; GOTO GET;
0706   COMMENT UPDATE OPERAND;
0707   COMMENT SET BIT 31;
0708   COMMENT STORE OPERAND MODIFIED;
0709   END;
0710   COMMENT END OF CASE ON OPCODE;
0711   IF CHAIN THEN
0712     BEGIN
0713       OPERAND := OPERAND + 1; GOTO GET;
0714       END;
0715   GOTO DONE;
0716   ILLEGALINST: OPCODE := 10; GOTO STARTIO;
0717   BUFFER1: R1 := R2;
0718   COMMENT R5 = J, R1 = INDEX TO IOCMEM(1ST WORD);
0719   COMMENT SAVE POINTER TO IOCMEM WORD IN USE;
0720   INST := R1;
0721   R8 := IOCMEM(R1);
0722   R6 := R8 SHRL 4 AND #03;
0723   OPERAND := R8 SHRL 6;
0724   R8 := R8 SHLL 28;
0725   IF R8 < 0 THEN SET(CHAIN)
0726   ELSE RESET(CHAIN);
0727   R8 := R8 SHLL 1;
0728   IF R8 < 0 THEN SET(MONITOR)
0729   ELSE RESET(MONITOR);
0730   R2 := R2 - R2;
0731   R3 := R3 SHRL 16;
0732   SLDL(R2,16);
0733   COMMENT END OF SETUP FOR CONTROL BY IOCMEM;
0734   R5 := R5 + 1;
0735   COMMENT SCALE J FOR CASE STM;
0736   CASE R5 OF
0737     BEGIN
0738       NULL: NULL; NULL; NULL; NULL;
0739       IF R6 = 0 THEN
0740         BEGIN
0741           R5 := R7 SHLL 16 OR R7;
0742           IOCMEM(44) := R5;
0743           END ELSE
0744           BEGIN
0745             R0 := @CBUF; READ; R8 := R8 - R8;
0746             FOR R4 := R3 STEP 1 UNTIL R7 DO
0747               BEGIN
0748                 R2 := ICBUF(R8);
0749                 R1 := 4; MEMORY;
0750                 R8 := R8 + 4;
0751                 IF R8 >= 84 THEN

```



```

BEGIN R0 := @CBUF; READ; R8 := R8 - R8; END;
COMMENT TEST FOR END OF FILE ??????;
END;
R7 := R7 SHLL 16 OR R4;
IOCMEM(44) := R4;
COMMENT STORE BFA & BCA IN CM;
END;
IF MONITOR THEN
BEGIN
R2 := ASR SHRL 20 SHLL 1; R1 := INTLOCKOUT(R2) AND #20;
IF R1 = 0 THEN
BEGIN
R1 := 3; R2 := R2 SHLL 8 OR #5F; INTERRUPT;
END;
END;
COMMENT END FOR K > 0;
GOTO ENDCCHAIN;
END;
BEGIN
R8 := R8 - R8;
IF R6 = 0 THEN
BEGIN
R2 := R8;
FOR R4 := R3 STEP 1 UNTIL R7 DO
BEGIN
WBUF(R8) := R2; R8 := R8 + 4;
COMMENT ZERO WBUF;
IF R8 >= 132 THEN
BEGIN
R0 := @WBUF; WRITE; R8 := R2;
MVC(131,WBUF,BLANK);
END;
END;
IF R8 < 132 THEN WRITSTRING;
END ELSE
BEGIN
FOR R4 := R3 STEP 1 UNTIL R7 DO
BEGIN
R1 := 3; MEMORY;
WBUF(R8) := R2;
COMMENT R2<- MEM(R4);
IF R8 >= 132 THEN
BEGIN
R0 := @WBUF; WRITE; R8 := R8 - R8;
MVC(131,WBUF,BLANK);
END;
END;
IF R8 < 132 THEN WRITSTRING;
END;
R7 := R7 SHLL 16 OR R4;
IOCMEM(180) := R7;
IF MONITOR THEN
COMMENT STORE BFA & BCA IN CM;

```



```

BEGIN := ASR SHRL 20 SHLL 1; R1 := INTLOCKOUT(R2) AND #40;
R2 := 0 THEN
IF R1
BEGIN
R1 := 3; R2 := R2 SHLL 8 OR #6E; INTERRUPT;
END;
END;
GOTO ENDCHAIN;
END;
NULL; NULL; NULL; NULL; NULL; NULL;
NULL; NULL; NULL; CHANNEL 7-15;
NULL; COMMENT END CASE ON CH NO.;
END;
ENDCHAIN: IF CHAIN THEN
BEGIN
OPERAND := IOC MEM(INST) SHRL 6; COMMENT GET CAP;
GOTO GET;
END;
DONE;
LM(R0,R15, SAVIO);
END;

```

0797  
0798  
0799  
0800  
0801  
0802  
0803  
0804  
0805  
0806  
0807  
0808  
0809  
0810  
0811  
0812  
0813  
0814  
0815  
0816





```

PROCEDURE REPEATTERM (R14);
COMMENT THIS PROCEDURE CHECKS FOR REPEAT
INSTRUCTION TERMINATION BASED ON SPECIAL A VALUE;
BEGIN
INTEGER SAVI4: ARRAY 3 INTEGER REGSAVTERM;
SAVI4 := R14; STMR2,R4,REGSAVTERM);
R2 := REPEATVAL; R2 := R2 + 1;
IF COMPARE THEN
BEGIN COMMENT CHECK FOR COMPARE INSTRUCTION TERMINATION;
CASE R2 OF
BEGIN
R3 := ASR AND #04;
IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
R3 := ASR AND #04;
IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
R3 := ASR AND #06;
IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
R3 := ASR AND #02;
IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
R3 := ASR AND #02;
IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
R3 := ASR AND #06;
IF R3 = 0 OR R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
R3 := ASR AND #01;
IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
R3 := ASR AND #01;
IF R3 = 0 THEN GOTO TERMINATE;
END;
END;
END; ELSE
BEGIN COMMENT CHECK FOR NON-COMPARE INSTRUCTION TERMINATION;
R3 := ASR SHLL 21; IF R3 < 0 THEN R4 := 104 ELSE R4 := 0;
R3 := INST AND #3800000 SHRL 21 + CPUBASE + R4; R3 := R3;

```



```

CASE R2 OF
BEGIN
  IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
  IF R3 = 0 THEN GOTO TERMINATE;
END;
BEGIN
  IF R3 >= 0 THEN GOTO TERMINATE;
END;
BEGIN
  IF R3 < 0 THEN GOTO TERMINATE;
END;
  NULL;
  BEGIN
    R2 := R2 - R2;
    FOR R4 := 0 STEP 1 UNTIL 31 DO
      BEGIN
        IF R3 < 0 THEN R2 := R2 + 1;
        R3 := R3 SHLL 1;
      END;
      R2 := R2 AND #01;
      IF R2 = 0 THEN GOTO TERMINATE;
    END;
  BEGIN
    R2 := R2 - R2;
    FOR R4 := 0 STEP 1 UNTIL 31 DO
      BEGIN
        IF R3 < 0 THEN R2 := R2 + 1;
        R3 := R3 SHLL 1;
      END;
      R2 := R2 AND #01;
      IF R2 = 0 THEN GOTO TERMINATE;
    END;
  NULL;
  END;
  GOTO FINISH;
TERMINATE: RESET;
FINISH: L(M(R2, R4, REGSAVTERM); R14 := SAV14;
END;

```

COMMENT CASE OF SPECIAL A VALUE:  
COMMENT A = 0;

COMMENT A = 1;

COMMENT A = 2;

COMMENT A = 3;

COMMENT A = 4;  
COMMENT A = 5;

COMMENT A = 6;

COMMENT A = 7;

0865  
0866  
0867  
0868  
0869  
0870  
0871  
0872  
0873  
0874  
0875  
0876  
0877  
0878  
0879  
0880  
0881  
0882  
0883  
0884  
0885  
0886  
0887  
0888  
0889  
0890  
0891  
0892  
0893  
0894  
0895  
0896  
0897  
0898  
0899  
0900  
0901  
0902  
0903  
0904



```

PROCEDURE DUMP (R14);
BEGIN COMMENT THIS PROCEDURE DUMPS MEMORY AND CMR REGISTERS AS
SPECIFIED BY MEMORY DUMP CONTROL CARD AND REGISTER DUMP CONTROL CARD;

INTEGER SAVE14; ARRAY 13 INTEGER REGDUM;
SAVE14 := R14; STM(R0, R12, REGDUM);
R0 := @WBUF(4); WRITE; R1 := 1 THEN GOTO WREG;
R1 := MDUMP(4); ADDRESS MEMORY DUMP); WRITE STRING;
MVC(20, WBUF, "DECIMAL"); HEXIDECIMAL);
MVC(20, WBUF, "DECIMAL"); R11 := #OF; R12 := 1;
R1 := 3; R3 := R3 - R3; R11 := #OF; R12 := 1;
WMEM: R7 := MDUMP(R3); IF R7 = -1 THEN GOTO WREG; R8 := R3;
MVC(131, WBUF, BLANK); WRITE; R5 := MDUMP(R3+4);
FOR R4 := R7 STEP 1 UNTIL R5 DO
BEGIN
CVD(R4, SAVE14); UNPK(5, WBUF, SAVE14); SETZONE(WBUF(5));
FOR R9 := 17 STEP 17 UNTIL 116 DO
BEGIN
MEMORY;
R10 := R9 - 7;
FOR R9 := R9 STEP -1 UNTIL R10 DO
BEGIN
R6 := R2 AND R11;
IC(R8, HEX(36));
STC(R8, WBUF(R9));
R2 := R2 SHRL 4;
END;
R4 := R4 + R12;
IF R4 > R5 THEN
BEGIN
WRITE STRING: GOTO OUT;
END;
END;
WRITE STRING: R4 := R4 - 1;
END;
OUT: R3 := R3 + 8; IF R3 <= 40 THEN GOTO WMEM;
WREG: R2 := R2 - R2; IC(R2, NCPU); R3 := 240; R2 := R2 - 1 SHLL 2;
FOR R1 := 0 STEP 4 UNTIL R2 DO
BEGIN
R0 := @WBUF; WRITE;
MVC(9, WBUF(15), "CPU NUMBER"); STC(R3, WBUF(26));
WRITE STRING;
CPUBASE := CPUCM(R1); DUMPREGS: R3 := R3 + 1;
END;
LM(R0, R12, REGDUM); R14 := SAVE14;
END;

```

0905  
0906  
0907  
0908  
0909  
0910  
0911  
0912  
0913  
0914  
0915  
0916  
0917  
0918  
0919  
0920  
0921  
0922  
0923  
0924  
0925  
0926  
0927  
0928  
0929  
0930  
0931  
0932  
0933  
0934  
0935  
0936  
0937  
0938  
0939  
0940  
0941  
0942  
0943  
0944  
0945  
0946  
0947  
0948  
0949  
0950



```

0951 SEGMENT PROCEDURE INITIALI22 (R14);
0952 BEGIN
0953     INTEGER SAVE14; SAVE14 := R14;
0954     RO := @WBUF; WRITE;
0955     MVC(28,WBUF,INITIALIZATION PHASE COMPLETE"); WRITE;
0956     MVC(28,WBUF,BLANK); WRITE;
0957     MVC(36,WBUF,"AN/JYK-7 CPU AND MEMORY CONFIGURATION"); WRITE;
0958     MVC(36,WBUF,BLANK); WRITE;
0959     MVC(29,WBUF,"THE NUMBER OF CPU'S ACTIVE ARE");
0960     IC(R2,NCPU); R2 := R2 OR #F0; STC(R2,WBUF(31));
0961     WRITE; MVC(31,WBUF,BLANK);
0962     MVC(30,WBUF,"THE NUMBER OF PAGES IN CORE ARE");
0963     R2 := PPAGES; CVD(R2,SAVE); UNPK(2,7,WBUF(32),SAVE);
0964     SETZONE(WBUF(34)); WRITE; MVC(34,WBUF,BLANK);
0965     IF PAGING THEN
0966         BEGIN
0967             MVC(30,WBUF,"THE NUMBER OF VIRTUAL PAGES ARE");
0968             R3 := VPAGES; CVD(R3,SAVE); UNPK(2,7,WBUF(32),SAVE);
0969             SETZONE(WBUF(34)); WRITE; MVC(34,WBUF,BLANK);
0970         END;
0971     MVC(28,WBUF,"MEMORY AVAILABLE IS FROM 0 TO");
0972     R2 := MEMLIMIT-1; CVD(R2,SAVE); UNPK(5,7,WBUF(30),SAVE);
0973     SETZONE(WBUF(35)); WRITE; MVC(35,WBUF,BLANK); #F0;
0974     R1 := R1 - R1; R2 := R1; IC(R1,NCPU); R3 := #F0;
0975     FOR R4 := 1 STEP 1 UNTIL R1 DO
0976         BEGIN
0977             R5 := CPU(CM(R2)); R6 := MEM(R5 + 328); R7 := MEM(R5 + 100);
0978             R7 := R7 AND #800; IF R7 = 0 THEN R7 := 64 ELSE R7 := 168;
0979             R8 := R6 AND #E000; SHRL 15; R8 := R8 + R7 + R5; R8 := B8;
0980             R6 := R6 AND #FFFF + R8 AND #3FFF; CPU WILL START AT LOCATION";
0981             STC(R3,WBUF(26)); R3 := R3 + 1; SETZONE(WBUF(56)); WRITE;
0982             UNPK(5,7,WBUF(51),SAVE); R2 := R2 + 4;
0983             MVC(57,WBUF,BLANK);
0984             FOR R2 := 0 STEP 8 UNTIL 40 DO
0985                 BEGIN
0986                     R3 := MDUMP(R2); R4 := MDUMP(R2+4);
0987                     IF R3 = 1 THEN GOTO NEXTD;
0988                     MVC(28,WBUF,"MEMORY DUMP IS FROM
0989                     CVD(R3,SAVE); UNPK(5,7,WBUF(20),SAVE); SETZONE(WBUF(25));
0990                     CVD(R4,SAVE); UNPK(5,7,WBUF(30),SAVE); SETZONE(WBUF(35));
0991                     WRITE; MVC(35,WBUF,BLANK);
0992                     END;
0993                     IF TRACED0 THEN
0994                         BEGIN
0995                             R3 := #F0; R2 := R2 - R2;
0996                             FOR R4 := 1 STEP 1 UNTIL R1 DO
0997                                 NEXTD; IF TRACED0 THEN
0998                                     BEGIN

```





```

0999 BEGIN
1000   R5 := TRACEVAL(R2); R6 := TRACEVAL(R2 + 4); IO";
1001   MVC(32,WBUF,"TRACE FOR CPU IS FROM
1002   CVD(R5,SAVE); UNPK(5,7,WBUF(24),SAVE); SETZONE(WBUF(29));
1003   CVD(R6,SAVE); UNPK(5,7,WBUF(34),SAVE); SETZONE(WBUF(39));
1004   STC(R3,WBUF(14)); R3 := R3 + 1; R2 := R2 + 8;
1005   WRITE; MVC(41,WBUF,BLANK);
1006   END;
1007   END ELSE
1008   BEGIN
1009     MVC(21,WBUF,"NO TRACE IS TO BE DONE"); WRITE;
1010     END;
1011     MVC(131,WBUF,BLANK); WRITE; WRITE;
1012     MVC(124,WBUF,"***START EXECUTION ***"); WRITE;
1013     MVC(131,WBUF,BLANK); WRITE;
1014     R14 := SAVE14;
1015     COMMENT END INITIAL12;
1016   END;

```



```

1017 SEGMENT PROCEDURE INITIALIZE (R14);
1018 COMMENT THIS PROCEDURE INITIALIZES AN/UYK-7 MEMORY AND CMR REGISTERS;
1019 BEGIN INTEGER SAVE14;
1020 SAVE14 := R14;
1021 MVC(16,WBUF," CONTROL CARDS"); WRITSTRING;
1022 R5 := 1;
1023 READ1: R0 := @CBUF; READ;
1024 IF > THEN GOTO EOF; OI(#FO,CBUF(2)); PACK(7,2,SAVEX,CBUF);
1025 MVC(2,WBUF,CBUF); WRITSTRING; CVB(R1,SAVEX);
1026 R5 := R5 + 1;
1027 IF R5 = 2 THEN
1028 VPAGES = # OF VIRTUAL PAGES OF MEMORY;
1029 BEGIN COMMENT MEMLIMIT = MAX AN/UYK-7 ADDRESS + 1;
1030 IF R1 > 256 THEN R1 := 256; VPAGES := R1;
1031 R1 := R1 SHLL 10; MEMLIMIT := R1; GOTO READ1;
1032 END;
1033 IF R1 < 1 OR R1 > 3 THEN
1034 BEGIN
1035 MVC(48,WBUF,"NUMBER OF CPU'S SPECIFIED INCORRECT - JOB FLUSHED");
1036 WRITSTRING; R1 := 3;
1037 END;
1038 STC(R1,NCPU); R3 := R1 - 1 SHLL 1; R14 := 4;
1039 FOR R4 := 0 STEP 2 UNTIL R3 DO
1040 COMMENT SET CPU STATE STARTING WITH CPU 0;
1041 CPUSTATE(R4) := R14;
1042 R0 := VPAGES; GETFRAME; PPAGES := R0; MEMBASE := R1;
1043 COMMENT NOW SET UP PAGING FLAG;
1044 R2 := VPAGES; R0 := PPAGES;
1045 IF R0 >= R2 THEN COMMENT IF PHYS PAGES >= VIRT PAGES THEN PAGING=FALS;
1046 ELSE
1047 BEGIN COMMENT SET UP FOR PAGING;
1048 SET(PAGING); R0 := MEMBASE; R3 := R2 - 1;
1049 FOR R4 := 0 STEP 1 UNTIL R3 DO
1050 INITPAGE;
1051 R0 := 1; INITPAGE; R4 := #E000; R5 := PPAGES - 1 SHLL 1;
1052 R6 := 1;
1053 FOR R3 := 0 STEP 2 UNTIL R5 DO
1054 BEGIN COMMENT MARK FIRST SET OF PAGES IN CORE;
1055 PAGETABLE(R3) := R4; R4 := R4 + R6;
1056 END;
1057 R0 := @CBUF; READ;
1058 IF > THEN GOTO EOF; R2 := R2 - R2; IC(R2,CBUF);
1059 IC(R2,CBUF(1)); WRITSTRING;
1060 IF R2 = "MD" THEN
1061 BEGIN
1062 MVC(44,WBUF,"NO MEMORY CONTROL CARD SUPPLIED - JOB FLUSHED");
1063 END;
1064

```



```

1065 WRITSTRING, R1 := 3; BRANCH;
1066 END; R3 := R3 - R3; R4 := R3; R5 := R3; R14 := @CBUF;
1067 FOR R1 := 3 STEP 7 UNTIL 74 DO
1068 BEGIN
1069   R12 := R14 + R1;
1070   IC(R5,CBUF(R1+5)); IF R5 = #40 THEN GOTO NEXT;
1071   PACK(7,CB,SAVE,XB12); CVB(R2,SAVE);
1072   MDUMP(R3) := R2; R4 := R4 XOR _1; R1 := R1 + R4;
1073   R3 := R3 + 4;
1074 END;
1075 NEXT; R6 := MEMLIMIT; R7 := 1;
1076 FOR R2 := 0 STEP 8 UNTIL 40 DO
1077 BEGIN
1078   R3 := MDUMP(R2); R4 := MDUMP(R2 + 4);
1079   IF R3 = R7 THEN GOTO NEXTA;
1080   IF R3 >= R6 OR R4 >= R6 THEN
1081     BEGIN
1082       MDUMP(R2) := R7; GOTO WSTA;
1083     END;
1084   IF R3 = R7 AND R4 = R7 THEN
1085     BEGIN
1086       MDUMP(R2 + 4) := R3; GOTO WSTA;
1087     END;
1088   GOTO NEXTA;
1089 WSTA:
1090   WRITSTRING;
1091   IF R3 >= R6 THEN GOTO EOF;
1092   R2 := R2 - R2; IC(R2,CBUF);
1093   IF R2 = R2 SHLL 8; IC(R2,CBUF(1)); MVC(79,WBUF,CBUF); WRITSTRING;
1094   IF R2 = R2 THEN
1095     BEGIN
1096       MVC(43,WBUF,"NO REGISTER DUMP CARD SUPPLIED - JOB FLUSHED");
1097       R1 := 3; BRANCH;
1098     END;
1099   R2 := R2 - R2; R3 := R2; R5 := R2; IC(R5,CBUF(18));
1100   IF R2 = R2 THEN SET(ECHO1) ELSE RESET(ECHO1);
1101   IF R2 = "1" THEN SET(ECHO1) ELSE RESET(ECHO1);
1102   IF R5 = "1" THEN SET(FORMAT1) ELSE RESET(FORMAT1);
1103   R2 := R2 - R2; R3 := R2; R5 := R2; STARTDUMP := R2;
1104   R4 := R2; RENDUMP := R4; R6 := 3; R7 := #40; CBUF(R6 + 2));
1105   OCT1C(R5,CBUF(R6)); IC(R3,CBUF(R6 + 1)); IC(R2,CBUF(R6 + 2));
1106   IF R2 = R7 THEN GOTO WSTB ELSE
1107   IF R2 = R7 THEN R3 := R2 AND #OF;
1108   IF R5 = R7 THEN R3 := R3 AND #OF SHLL 3;
1109   IF R5 = R7 THEN R5 := R5 - R5 ELSE R5 := R5 AND #OF SHLL 6;
1110   IF R5 = R2 + R3 + R5;
1111   IF R6 = 3 THEN

```









```

1161 R8 := MEMLIMIT; R4 := 0; R10 := #0F;
1162 IREAD: R0 := @CBUF; READ;
1163 IF > THEN GOTO EOF; R12 := R12 - R12;
1164 IF ECHOI THEN
1165 BEGIN
1166   MVC(79,WBUF(8),CBUF);
1167 END;
1168 R1 := R12; IC(R1,CBUF);
1169 IF R1 = " " THEN GOTO ENDINST;
1170 IF R1 = 7; R9 := 4; R2 := R2 - R2;
1171 HALF: FOR R3 := R12 STEP 1 UNTIL R9 DO
1172 BEGIN
1173   IC(R5,CBUF(R3)); R5 := R5 AND R1; R2 := R2 SHLL 3 OR R5;
1174 END;
1175 IC(R5,CBUF(R3)); R5 := R5 AND 1; R2 := R2 SHLL 1 OR R5;
1176 IF HWFLAG THEN BEGIN RESET(HWFLAG); GOTO STORE; END;
1177 R3 := R3 + 1;
1178 IC(R5,CBUF(R3)); R5 := R5 AND R1; R2 := R2 SHLL 3 OR R5;
1179 IF R2 > #60000 THEN GOTO SECHW;
1180 R7 := R3; R2 := 7 STEP 1 UNTIL 10 DO
1181 BEGIN
1182   R5 := R12; IC(R5,CBUF(R3));
1183   R5 := R5 AND R10;
1184   R7 := R7 * 10 + R5;
1185 END;
1186 R2 := R2 SHLL 13 OR R7;
1187 STORE: R3 := R12; IC(R3,CBUF(19));
1188 IF R3 = #40 THEN GOTO TESTLIM;
1189 PACK(7,5,SAVEV,CBUF(14));
1190 CVB(R1,SAVEV);
1191 R4 := R1; COMMENT ADDRESS IN CARD;
1192 TESTLIM: IF ECHOI THEN
1193 BEGIN
1194   CVD(R4,SAVEV); UNPK(5,7,WBUF,SAVEV); SETZONE(WBUF(5));
1195   WRITESTRING;
1196 END;
1197 IF R4 < R8 THEN
1198 BEGIN
1199   R1 := 4; MEMORY: R4 := R4 + 1;
1200 END ELSE
1201 BEGIN
1202   IF ECHOI THEN
1203 BEGIN
1204   MVC(79,WBUF,CBUF); R0 := @WBUF; WRITE;
1205   MVC(79,WBUF,BLANK);
1206 END;
1207 MVC(32,WBUF,"ABOVE ADDRESS BEYOND MEMORY LIMIT ");
1208

```



1209  
1210  
1211  
1212  
1213  
1214  
1215  
1216  
1217  
1218  
1219  
1220  
1221  
1222  
1223  
1224  
1225  
1226  
1227  
1228  
1229  
1230  
1231  
1232  
1233  
1234  
1235  
1236  
1237  
1238  
1239  
1240  
1241  
1242  
1243  
1244  
1245  
1246  
1247  
1248  
1249  
1250  
1251  
1252  
1253  
1254  
1255  
1256

```

R0 := @WBUF; WRITE: MVC(32,WBUF,BLANK); R1 := 3; BRANCH;
GOTO IREAD;
SECHW: R12 := 7; R9 := 10; SET(HWFLAG); GOTO HALF;
COMMENT START READING INSTRUCTIONS ACCORDING TO ASSEMBLER FORMAT;
ASSEM: R0 := @WBUF; WRITE:
MVC(27,WBUF,ASSEMBLER INSTRUCTION FORMAT); WRITE;
MVC(12,WBUF,BLANK); R11 := MEMLIMIT;
R12 := R12; R12 := R12; R11 := MEMLIMIT;
IRDR: R0 := @CBUF; READ; R4 := R12; IC(R4,CBUF); R6 := R12;
IF > THEN GOTO EOF; R4 := R12; R5 := R12; R6 := R12;
IF R4 = "2" THEN GOTO ENDINST; R5 := R12; R6 := R12;
R4 := R4 SHLL 16; IC(R5,CBUF(1)); R5 := R5 SHLL 8;
IC(R6,CBUF(2)); R4 := R4 OR R5 OR R6 AND #3FFFF; R5 := R12;
IC(R5,CBUF(3)); IF R5 = 215 THEN GOTO PREG;
IF R5 > 19 THEN GOTO ERR1; R6 := @CBUF;
FOR R7 := 1 STEP 1 UNTIL R5 DO
BEGIN
R6 := R6 + 4;
MVC(3,IAW,R6); R2 := IAW;
IF R4 >= R11 THEN GOTO ERR1;
R1 := 4; MEMORY;
R4 := R4 + 1;
END;
GOTO IRD;
PREG: MVC(3,IAW,CBUF(4)); R2 := IAW AND #EFFFF;
MVC(3,IAW,CBUF(8)); R3 := IAW AND #EFFFF;
MVC(3,IAW,CBUF(12)); R4 := IAW AND #EFFFF;
R5 := CPUCM + 328; R6 := R12; IC(R6,NCPU);
B5 := R2; R5 := CPUCM(4) + 328;
IF R6 > 1 THEN B5 := R3;
R5 := CPUCM(8) + 328;
IF R6 > 2 THEN B5 := R4;
GOTO ENDINST;
ERR1: MVC(79,WBUF,CBUF); R0 := @WBUF; WRITE;
MVC(79,WBUF,BLANK);
MVC(79,WBUF,LOAD ADDRESS FOR ASSEMBLER FORMAT GREATER THAN AVAILABLE
IN MEMORY - JOB FLUSHED); WRITE: MVC(79,WBUF,BLANK);
R1 := 3; BRANCH;
ENDINST: WRITSTRNG;
COMMENT COLUMN 1 CONTAINS A INDICATOR AS TO A REGISTER VALUE OR DATA
VALUE BY EITHER A "R" OR "D", COLUMN 3 - 8 CONTAINS THE ADDRESS,
COLUMN 10 - 17 CONTAINS THE VALUE, A CARD WITH "2" MUST BE PROVIDED;
WRITSTRNG;
MVC(27,WBUF,REGISTER/DATA INITIALIZATION); WRITSTRNG;
R12 := 57; R11 := 4; R10 := 240; R9 := #OF;
R8 := MEMLIMIT; R7 := CPUCM(0);
AREAD: R0 := @CBUF; READ;

```



```

1257 IF > THEN GOTO EOF; R1 := R1 - R1; IC(R1,CBUF);
1258 IF ECHOL THEN
1259 BEGIN
1260 MVC(79,WBUF,CBUF); R0 := @WBUF; WRITE; MVC(79,WBUF,BLANK);
1261 END;
1262 IF R1 = "Z" THEN GOTO FINISHLOAD;
1263 ERR:IF R1 = #40 THEN
1264 BEGIN
1265 MVC(79,WBUF,CBUF); R0 := @WBUF; WRITE; MVC(79,WBUF,BLANK);
1266 MVC(51,WBUF,"ERROR IN ABOVE CARD ON LOADING REGS/DATA-JOB FLUSHED");
1267 WRITESTRING; R1 := 3; BRANCH;
1268 END;
1269 IF R2 = R2 - R2; R3 := R2; IC(R2,CBUF(7)); IC(R3,CBUF(16));
1270 IF R2 = #40 OR R3 = #40 THEN
1271 BEGIN R1 := #40; GOTO ERR; END;
1272 PACK(7,5,SAVE,CBUF(2)); CVB(R4,SAVE); R2 := R2 - R2;
1273 FOR R3 := 9 STEP 1 UNTIL 16 DO
1274 BEGIN
1275 R5 := R5 - R5; IC(R5,CBUF(R3));
1276 IF R5 < R10 THEN R3 := R5 + R12;
1277 IF R5 = R5 AND R9; R2 := R2 SHLL R11 OR R5;
1278 END;
1279 IF R4 > 255 AND R1 = "R" THEN
1280 BEGIN R1 := #40; GOTO ERR;
1281 IF R4 >= R8 AND R1 = "D" THEN
1282 BEGIN R1 := #40; GOTO ERR; END;
1283 IF R1 = "D" THEN
1284 BEGIN R1 := 4; MEMORY; GOTO AREAD; END;
1285 IF R1 = "R" THEN
1286 BEGIN
1287 IF R4 = 25 OR R4 = 110 OR R4 = 195 THEN
1288 BEGIN
1289 R4 := R4 SHLL 2 + R7; R3 := B4 AND #700000;
1290 R2 := R2 AND #FFFF; R3 := R3 OR R2; B4 := R3;
1291 END ELSE
1292 BEGIN
1293 R4 := R4 SHLL 2 + R7; B4 := R2;
1294 END; GOTO AREAD;
1295 END;
1296 EOF; MVC(34,WBUF,"END-OF-FILE ON READER - JOB FLUSHED");
1297 WRITESTRING; R1 := 3; BRANCH;
1298 FINISHLOAD:INITIALIZE;
1299 R14 := SAVE14;
1300 END; COMMENT END PROCEDURE INITIALIZE;

```



```

1301 SEGMENT PROCEDURE WTRACE (R14);
1302 BEGIN COMMENT THIS PROCEDURE OUTPUTS THE TRACE;

PROCEDURE WHEX (R14);
1303 BEGIN
1304   R3 := #0F;
1305   FOR R4 := 0 STEP 4 UNTIL 28 DO
1306     BEGIN
1307       R5 := R2 SHR R4 AND R3; IC(R5,HEX(R5));
1308       STC(R5,WBUF(R1)); R1 := R1 - 1;
1309     END;
1310   END;
1311
1312 INTEGER SAV14; ARRAY I1 INTEGER REGWT;
1313 SAV14 := R14; STM(R0,R10,REGWT);
1314 R3 := @WBUF; WRITE: ADDRESS (DECIMAL); R1 := LOC;
1315 MVC(23,WBUF,WYK-7,SAVEEX); UNPK(5,7,WBUF(25),SAVEEX); SETZONE(WBUF(30));
1316 CVD(R1,SAVEEX);
1317 R1 := ASR SHR 20 AND #07 OR #F0;
1318 IF EXECSTATE THEN
1319   BEGIN
1320     MVC(27,WBUF(33),"IN INTERRUPT STATE FOR CPU #");
1321     STC(R1,WBUF(62));
1322   END ELSE
1323   BEGIN
1324     MVC(22,WBUF(33),"IN TASK STATE FOR CPU #");
1325     STC(R1,WBUF(57));
1326   END;
1327   WRITE: MVC(63,STATUS REGISTER (IN HEX));
1328   MVC(31,WBUF,ACTIVE,STATUS REGISTER (IN HEX));
1329   MVC(19,WBUF(43),"P REGISTER (IN HEX)";
1330   R2 := ASR; R1 := 40; WHEX;
1331   R2 := PREGVAL; R1 := 71; WHEX; WRITE: MVC(75,WBUF,BLANK);
1332   MVC(17,WBUF,WOP CODE); R1 := OPCODE AND #07 OR #F0;
1333   STC(R1,WBUF(10)); R1 := OPCODE SHR 3 OR #F0;
1334   STC(R1,WBUF(9)); MVC(22,WBUF(13),"ACCUMULATOR DESIGNATOR:");
1335   IF OPCODE < 48 THEN
1336     R1 := R7 SHR 2 OR #F0
1337   ELSE
1338     R1 := REGWT(16) AND #380 SHR 7 OR #F0; STC(R1,WBUF(37));
1339     MVC(28,WBUF(40),"ACCUMULATOR A VALUE (IN HEX)";
1340     IF OPCODE > 47 THEN R2 := B7
1341     ELSE BEGIN R2 := REGWT(20); R2 := B2; END;
1342     R1 := 77; WHEX; WRITE: MVC(79,WBUF,BLANK);
1343     IF OPCODE > 47 THEN GOTO HALF;
1344     MVC(116,WBUF,"INDEX DESIGNATOR:"); R2 := INST SHR 17 AND #07 OR #F0;
1345     STC(R2,WBUF(18));

```





```

1345 IF INDEX THEN
1346 BEGIN
1347   R2 := INDEXREGLOC; R2 := B2;
1348   MVC(29,WBUF(21),"INDEX REGISTER VALUE (IN HEX):");
1349   R1 := 59; WHEX;
1350 END ELSE
1351   MVC(10,WBUF(21),"NO INDEXING");
1352   WRITE: MVC(60,WBUF,BLANK);
1353   IF IDIR THEN
1354     MVC(21,WBUF,"INDIRECT ADDRESSING ON")
1355   ELSE
1356     MVC(21,WBUF,"NO INDIRECT ADDRESSING");
1357     MVC(24,WBUF(19),"BASE REG DESIGNATOR:");
1358     R1 := INST SHRL 13 AND OR #FO; STC(R1,WBUF(45));
1359     MVC(24,WBUF(48),"BASE REG VALUE (DECIMAL):");
1360     R1 := BASEREGLOC; WHEX;
1361     UNPK(5,7,WBUF(74),SAVE); SETZONE(WBUF(79)); WRITE: (DECIMAL):";
1362     MVC(19,INST AND #1FFF; CVD(R1,SAVE);
1363     R1 := INST AND #1FFF; CVD(R1,SAVE); SETZONE(WBUF(36));
1364     UNPK(3,7,WBUF(33),SAVE); SETZONE(WBUF(36));
1365     MVC(32,WBUF(39),"FINAL COMPUTED ADDRESS (DECIMAL):");
1366     R1 := OPERAND; CVD(R1,SAVE); UNPK(5,7,WBUF(73),SAVE);
1367     SETZONE(WBUF(78)); WRITE: MVC(80,WBUF,BLANK);
1368     IF CHARADDR THEN
1369       MVC(34,WBUF,"CHARACTER ADDRESSING IAW (IN HEX):");
1370       R2 := IAW; R1 := 43; WHEX;
1371       MVC(34,WBUF(46),"IAWP (DECIMAL):"; IAW (DECIMAL):";
1372       R1 := IAWP; CVD(R1,SAVE); UNPK(1,7,WBUF(62),SAVE);
1373       R1 := IAW; CVD(R1,SAVE); UNPK(1,7,WBUF(82),SAVE);
1374       SETZONE(WBUF(63)); SETZONE(WBUF(83)); WRITE:
1375       MVC(90,WBUF,BLANK); GOTO FINCA;
1376     END;
1377     IF IDIR THEN
1378       BEGIN
1379         MVC(37,WBUF,"NO CHARACTER ADDRESSING IAW (IN HEX):");
1380         R2 := IAW; R1 := 46; WHEX; WRITE: MVC(50,WBUF,BLANK);
1381       END;
1382       FINCA: IF OP CODE < 8 THEN GOTO F2;
1383       IF OP CODE < 40 THEN GOTO F1;
1384       IF OP CODE > 43 THEN GOTO F1;
1385       MVC(13,WBUF,"F3 DESIGNATOR:"); R1 := R6 SHRL 1 OR #FO;
1386       STC(R1,WBUF(15));
1387       IF OP CODE = 40 THEN
1388         BEGIN
1389           MVC(30,WBUF(18),"ACCUMULATOR A+1 VALUE (IN HEX):");
1390           R2 := REGMT(20) + ANEXT; R2 := B2; R1 := 57; WHEX;
1391           END;
1392           WRITE: MVC(81,WBUF,BLANK); GOTO FINISH;

```



```

F2: MVC(13,WBUF,"F2 DESIGNATOR:"); R1 := R6 OR #F0;
STC(R1,WBUF(15));
IF OP CODE < 7 THEN
BEGIN
MVC(12,WBUF(19),"(Y) (IN HEX):");
R1 := 1; R6 := OPERAND; MEMORY; R2 := OPERAND;
R1 := 40; WHEX; OPERAND := R6;
END ELSE
BEGIN
IF R6 = 6 THEN
BEGIN
R1 := CPUBASE + INDEXG + 28; R1 := B1;
MVC(18,WBUF(19),"B7 VALUE (DECIMAL):");
CVD(R1,SAVE); UNPK(5,7,WBUF(39),SAVE); SETZONE(WBUF(44));
END;
WRITE: MVC(79,WBUF,BLANK);
MVC(30,WBUF,"ACCUMULATOR A+1 VALUE (IN HEX):");
R2 := REGWT(2) + ANEXT; R2 := B2; R1 := 39; WHEX;
IF OP CODE = 5 OR OP CODE = 6 THEN
BEGIN
MVC(14,WBUF(43),"(Y+1) (IN HEX):");
R1 := 1; R6 := OPERAND; OPERAND := OPERAND + 1; MEMORY;
R2 := OPERAND; R1 := 66; WHEX; OPERAND := R6;
END;
WRITE: MVC(70,WBUF,BLANK);
MVC(12,WBUF(14)); MVC(12,WBUF(17),"(Y) (IN HEX):"); OPERAND := R6;
R1 := 1; R6 := OPERAND; MEMORY; OPERAND := OPERAND;
R1 := 38; WHEX; WRITE: MVC(40,WBUF,BLANK);
MVC(30,WBUF,"ACCUMULATOR A+1 VALUE (IN HEX):");
R2 := REGWT(2) + ANEXT; R2 := B2; R1 := 39; WHEX;
IF OP CODE > 15 AND OP CODE < 20 THEN
BEGIN
R2 := REGWT(28); IF R2 = 0 THEN
BEGIN
MVC(13,WBUF(42),"B(A) (IN HEX):");
R2 := R2 + CPUBASE + INDEXG; R2 := B2;
R1 := 64; WHEX;
END;
WRITE: MVC(65,WBUF,BLANK); GOTO FINISH;
HALF: IF OP CODE > 49 AND OP CODE < 56 THEN
BEGIN
MVC(21,WBUF,"SHIFT AMOUNT (IN HEX):");
R2 := REGWT(16) AND #7F; R1 := 30; WHEX;
MVC(30,WBUF(33),"ACCUMULATOR A+1 VALUE (IN HEX):");
R2 := REGWT(28) + ANEXT; R1 := 72; R2 := B2; WHEX;
WRITE: MVC(79,WBUF,BLANK); GOTO FINISH;
END ELSE
BEGIN

```



```

1441 MVC(50,WBUF,"F4 DESIGNATOR: INDEX DESIGNATOR:");
1442 R1 := REGWT(16); R2 := R1 SHRL 4 AND #07 OR #F0;
1443 STC(R2,WBUF(15)); R2 := R1 SHRL 1 AND #07 OR #F0;
1444 STC(R2,WBUF(16)); R2 := R1 SHRL 1 AND #01;
1445 IF R2 > 0 THEN MVC(1,WBUF(52),"ON") ELSE MVC(2,WBUF(52),"OFF");
1446 WRITE: MVC(60,WBUF,BLANK);
1447 IF OP CODE > 55 AND OP CODE < 60 THEN
1448 BEGIN
1449 MVC(30,WBUF,"ACCUMULATOR A+1 VALUE (IN HEX):");
1450 R2 := REGWT(28) + ANEXT; R2 := B2; R1 := 39;
1451 MVC(19,WBUF(42),"A(B) VALUE (IN HEX):");
1452 R2 := REGWT(20); R1 := 70;
1453 WRITE: MVC(79,WBUF,BLANK);
1454 END;
1455 END;
1456 FINISH:LM(R0,R10,REGWT); R14 := SAV14;
1457 END;

```



1458  
1459  
1460

```
SEGMENT PROCEDURE HALFWORD (R14);
BEGIN
  INTEGER SAVE14;
```

1461  
1462  
1463  
1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
PROCEDURE SHIFAMT (R14); COMMENT OBTAINS THE SHIFT AMOUNT FOR
  INSTRUCTIONS 62 - 67 AND RETURNS VALUE IN R6;
```

```
BEGIN
  INTEGER SAV14; ARRAY 3 INTEGER REGSAVESH;
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
  SAV14 := R14; STMR3,R5,REGSAVESH);
  R3 := R4 AND #40;
```

```
  IF R3 = 0 THEN
    BEGIN
      COMMENT SHIFT AMOUNT IN M FIELD;
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
      R6 := R4 AND #3F;
    END ELSE
      BEGIN
        R3 := R4 AND #20;
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
      IF R3 = 0 THEN
        BEGIN
          COMMENT SHIFT IN B(B);
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
          R4 := R4 SHRL 1 AND #07;
          IF R4 = 0 THEN COMMENT NOOP;
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
          BEGIN R8 := 18; GOTO ENDCASE; END;
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
          R5 := R5 + 32; R6 := B5 AND #3F;
          END ELSE
            BEGIN R6 := B5 AND #3F; END;
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
          END;
          LM(R3,R5,REGSAVESH); R14 := SAV14;
```

1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483

```
        END;
      END;
    END;
  END;

```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  SAVE14 := R14;
  EXECHALF: R4 := ASR AND #8000;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  IF R4 = 0 THEN R4 := INST SHRL 16 ELSE R4 := INST AND #FFFF;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  OP CODE := R4 SHRL 10;
  IF OP CODE = 0 THEN BEGIN R8 := 15; GOTO ENDCASE; END;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  IF OP CODE = 0 THEN BEGIN R8 := 15; GOTO ENDCASE; END;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  R7 := R4 AND #380 SHRL 5; R6 := ASR SHL 21;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  IF R3 = 0 THEN RESET(EXECSTATE) ELSE SET(EXECSTATE);
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  R5 := R4 AND #0E SHL 1;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  IF R7 = 28 THEN R3 := -28 ELSE R3 := 4; ANEXT := R3;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
  IF R6 >= 0 THEN
    BEGIN
      R7 := R7 + CPUBASE; COMMENT A(A) ADDRESS: TASK STATE;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
      R5 := R5 + CPUBASE; COMMENT A(B) ADDRESS: TASK STATE;
    END ELSE
      BEGIN
        R7 := R7 + CPUBASE + 104; COMMENT A(A) ADDRESS: INTERRUPT STATE;
```

1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501

```
        R5 := R5 + CPUBASE + 104; COMMENT A(B) ADDRESS: INTERRUPT STATE;
      END;
    END;
  END;

```





```

1502 END;
1503 IF OPCODE > 49 AND OPCODE < 56 THEN
1504     GOTO ADJUSTPCODE COMMENT FORMAT IVB INSTRUCTION;
1505 ELSE
1506     BEGIN COMMENT FORMAT IVA INSTRUCTION;
1507     R6 := R4 SHLL 25 SHRL 29; COMMENT SUBFUNCTION CODE DESIGNATOR;
1508     R3 := R4 AND #01; COMMENT CHECK FOR I DESIGNATOR SET OR CLEARED;
1509     IF R3 = 1 THEN SET(IDESIGN) ELSE RESET(IDESIGN);
1510 END;
1511 ADJUSTPCODE: IF TRACE THEN WTRACE;
1512 OPCODE := OPCODE - 47;
1513 IF OPCODE < 1 THEN GOTO ILLEGALINST;
1514 CASE OPCODE OF
1515     BEGIN
1516         R7 := R4 SHLL 22 SHRL 29;
1517         IF -EXECSTATE THEN
1518             BEGIN COMMENT START OF CASE STATEMENT;
1519                 COMMENT OPCODE = 60;
1520                 IF IDESIGN OR R7 > 1 THEN GOTO PRIVINST;
1521                 END;
1522                 R7 := R7 SHLL 3 OR R6 AND #3F; R3 := R7; R4 := R4 - R4;
1523                 IF IDESIGN THEN R7 := R7 + 64; IC(R4, CMRADDR(R7));
1524                 IF R4 = 255 THEN GOTO ILLEGALINST; R4 := R4 SHLL 2;
1525                 R2 := CPUBASE + R4; R2 := B2;
1526                 IF R3 > 8 AND R3 < 16 THEN
1527                     R2 := R2 AND #FFFF; B5 := R2;
1528                     R8 := 18;
1529                 END;
1530                 BEGIN
1531                     R7 := R4 SHLL 22 SHRL 29;
1532                     IF -EXECSTATE THEN
1533                         BEGIN COMMENT OPCODE = 61;
1534                             IF IDESIGN OR R7 > 1 THEN GOTO PRIVINST;
1535                             END;
1536                             R7 := R7 SHLL 3 OR R6 AND #3F; R3 := R7; R4 := R4 - R4;
1537                             IF IDESIGN THEN R7 := R7 + 64; IC(R4, CMRADDR(R7));
1538                             IF R4 = 255 THEN GOTO ILLEGALINST; R4 := R4 SHLL 2;
1539                             R2 := R4 + CPUBASE; R5 := B5;
1540                             IF R3 > 8 AND R3 < 16 THEN
1541                                 BEGIN
1542                                     R3 := B2 AND #E000; R5 := R5 AND #FFFF OR R3;
1543                                     END;
1544                                     IF R4 = 100 THEN
1545                                         BEGIN
1546                                             R3 := B2 AND #7F8000; R5 := R5 AND #7FFF OR R3;
1547                                             END;
1548                                             B2 := R5;
1549                                             R8 := 18;
1550                                         END;

```



```

BEGIN SHIFTAMT; R6 := R6 AND #1F; R3 := B7; R2 := R2 - R2; COMMENT OPCODE = 62;
SLOL(R2,B6); R3 := R3 OR R2; B7 := R3;
R8 := 18;
END;
BEGIN SHIFTAMT; R6 := 32 THEN
IF R6 >= 32 THEN
BEGIN R3 := B7; R7 := R7 + ANEXT; R5 := B7; R6 := R6 - 32;
END ELSE
BEGIN R5 := B7; R7 := R7 + ANEXT; R3 := B7;
END;
R2 := R2 - R2; R4 := R2;
SLOL(R2,B6); SLOL(R4,B6); R3 := R3 OR R4; R5 := R5 OR R2;
B7 := R3; R7 := R7 - ANEXT; B7 := R5;
R8 := 18;
END;
BEGIN SHIFTAMT; IF R6 > 31 THEN BEGIN R5 := R5 - R5; COMMENT OPCODE = 64;
SHIFTAMT; R5 := B7 SHRL R6;
R5 := B7 SHRL R6;
B7 := R5;
OP64: R8 := 18;
END;
BEGIN SHIFTAMT; R1 := R7 + ANEXT; R2 := B1; R3 := B7;
R1 := R7 + ANEXT; R2 := R2; B7 := R3;
SROL(R2,B6); B1 := R2; B7 := R3;
R8 := 18;
END;
BEGIN SHIFTAMT; IF R6 > 31 THEN R6 := 31;
SHIFTAMT; R6 := B7 SHRA R6; B7 := R5;
R5 := B7 SHRA R6; B7 := 18;
R8 := 18;
END;
BEGIN SHIFTAMT; R1 := R7 + ANEXT; R2 := B1; R3 := B7;
R1 := R7 + ANEXT; R2 := R2; B7 := R3;
SRDA(R2,B6); B1 := R2; B7 := R3;
R8 := 18;
END;
BEGIN R6 := R6 + 1;
CASE R6 OF
BEGIN
R3 := B7; COMMENT OPCODE GROUP 70X;
END;
COMMENT OPCODE = 700;
END;

```



```

1598 IF R3 = 0 OR R3 = _1 THEN
1599 BEGIN
1600 IF R7 = R5 THEN GOTO OP7001;
1601 OPCODE := 31; B5 := OPCODE; GOTO OP7001;
1602 END;
1603 R2 := R2 - R2; R4 := R2;
1604 SLDL(R2,1);
1605 R4 := R4 + 1;
1606 IF R3 > 0 AND R2 = 0 THEN GOTO OP700;
1607 IF R3 < 0 AND R2 > 0 THEN GOTO OP700;
1608 R4 := R4 - 1;
1609 SLDL(R2,1);
1610 R3 := R3 OR R2;
1611 IF R7 = R3;
1612 IF R7 = R3; R5 THEN B5 := R4;
1613 R8 := R2;
1614 END;
1615 COMMENT OPCODE = 701;
1616 BEGIN
1617 R8 := R7; R1 := R1 - R1;
1618 R3 := B7; R7 := R7 + ANEXT; R2 := B7;
1619 IF R2 = 0 AND R3 = 0 THEN
1620 BEGIN
1621 IF R7 = R5 OR R8 = R5 THEN GOTO TIME701;
1622 OPCODE := 63; B5 := OPCODE;
1623 GOTO TIME701;
1624 END;
1625 IF R2 = _1 AND R3 = _1 THEN
1626 BEGIN
1627 IF R7 = R5 OR R8 = R5 THEN GOTO TIME701;
1628 OPCODE := 63; B5 := OPCODE;
1629 GOTO TIME701;
1630 END;
1631 IF R2 < 0 THEN R10 := 1 ELSE R10 := R10 - R10;
1632 SLDL(R2,1);
1633 R1 := R1 + 1;
1634 IF R2 > 0 AND R10 = 0 THEN GOTO OP7011;
1635 IF R2 < 0 AND R10 = 1 THEN GOTO OP7011;
1636 R1 := R1 - 1;
1637 SLDL(R2,1);
1638 IF R10 = 1 THEN R2 := R2 OR #80000000;
1639 IF R5 = R7 OR R5 = R8 THEN GOTO OP7012;
1640 B5 := R1;
1641 B8 := R3; B7 := R2;
1642 END;
1643 BEGIN
1644 R6 := B7 XOR _1; B7 := R6; R8 := 11;
1645 END;
1646 COMMENT OPCODE = 702;
1647 BEGIN
1648 R6 := B7 XOR _1; B7 := R6; R8 := 11;
1649 END;
1650 COMMENT OPCODE = 703;

```









```

R8 := 78;
END;
BEGIN
  R1 := 0; R8 := R1; R3 := B7;
  IF R2 := R7 + ANEXT; R2 := B7;
  IF R2 < 0 THEN
    BEGIN
      R2 := R2 XOR -1; R3 := R3 XOR -1; R1 := R1 + 1;
      R8 := 1;
    END;
    COMMENT R1 WILL INDICATE + OR - QUOTIENT, R8 + OR - REM;
  R4 := B5; IF R4 = 0 OR R4 = 1 THEN
    BEGIN ASR := ASR AND #FFFFFFF8; GOTO OP741; END;
  IF R4 < 0 THEN
    BEGIN
      R4 := R4 XOR -1; R1 := R1 - 1;
    END;
    R3 := R3 / R4;
    IF R1 = 0 THEN R3 := R3 XOR -1;
    IF R8 = 1 THEN R2 := R2 XOR -1;
    R7 := R2; R7 := R7 - ANEXT; -B7 := R3;
    R8 := 150;
  END;
  OP741:
  END;
  BEGIN
    R14 := R4 AND #0E;
    IF R14 = #0E THEN R14 := -28 ELSE R14 := 4;
    ABNEXT := R14;
    R14 := R9; COMMENT SAVE INSTRUCTION WORD;
    R1 := 1; R8 := R8 - R8; R3 := B7; R7 := R7 + ANEXT;
    R2 := B7;
    IF R2 < 0 OR R2 > #40000000 THEN
      BEGIN
        ASR := ASR OR #08; R9 := R14; GOTO TIME742;
      END;
      IF R2 = 0 THEN
        BEGIN
          IF R3 = 0 THEN GOTO STORESQRT;
          R8 := 31; SLDL(R2,31);
        END;
        SLDL(R2,1); R8 := R8 + R1;
        IF R2 > 0 THEN GOTO OP7420;
        SROL(R2,B8); COMMENT RESTORE A(A), A(A+1);
        R7 := 63 - R8 SHRL 1;
        R6 := R1 SHLL R7; COMMENT R6 = 1ST APPROX.;
        R10 := R6 SHLL 1;
        R4 := R6 SHRL 1;
        COMMENT R6 AND R10 WILL HOLD LOWER AND UPPER LIMITS;
        COMMENT R4 WILL HOLD MASK;
        R8 := R8 AND 1; IF R8 = 0 THEN R7 := R10 ELSE R7 := R6;
      END;
    END;
  END;
  OP7420:

```



```

OP7421:
R9 := R7 * R7;
IF R8 > R2 THEN BEGIN R10 := R7; GOTO OP7424; END;
IF R8 = R2 THEN
BEGIN
IF R3 = R9 THEN
BEGIN R2 := R2 - R2; R3 := R7; GOTO STORESQR; END;
CLR(R3, R9); IF > THEN GOTO OP7423;
R10 := R7; GOTO OP7424;
END;
OP7423:
R6 := R7; - R6;
R8 := R10;
IF R8 = 0 OR R8 = 1 THEN
BEGIN
R9 := R6 * R6; R2 := R3 - R9; R3 := R6; GOTO STORESQR;
END;
R7 := R6 OR R4; R4 := R4 SHRL 1;
GOTO OP7421;
STORESQR: R5 := R3; R5 := R5 + ABNEXT; B5 := R2; R9 := R14;
TIMET42: R8 := 150;
END;
COMMENT OP7423 = 743;
BEGIN
R2 := R4 AND #380;
IF R2 = 0 THEN GOTO OP743;
R2 := R4 AND #0E;
IF R2 = 0 THEN
BEGIN
R4 := R4 - R4; GOTO OP7431; END;
R2 := R5 + 32; COMMENT DISPLACE FROM ACCUM TO INDEX GROUP;
R4 := B2 AND #FFFF;
R3 := R7 + 32;
R5 := B3 AND #E0000 OR R4;
B3 := R5;
R8 := 18;
END;
OP7431:
BEGIN
ASR := ASR AND #7FFFF9;
R2 := B5; R3 := B7; COMMENT R2 = A(B), R3 = A(A);
IF R3 = R2 THEN ASR := ASR OR #06;
IF R3 > R2 THEN ASR := ASR OR #02;
R8 := 11;
END;
OP743:
BEGIN
R2 := B7; R7 := R7 + ANEXT; R4 := B7;
R3 := B5;
IF R3 >= R2 AND R3 < R4 THEN
BEGIN
ASR := ASR AND #7FFFFE; GOTO OP745;
END
ELSE ASR := ASR OR 1;
R8 := 18;
OP745:

```







```

END;
BEGIN
    IF ~EXECSTATE THEN GOTO PRIVINST;
    ASR := ASR AND #FFFFFF;
    R8 := 22;
END;
BEGIN
    IF ~EXECSTATE THEN GOTO PRIVINST;
    R8 := 22; TIME;
    IF ASR SHLL 29 SHLL 1; COMMENT CP NUMBER * 2;
    IF IDESIGN THEN R1 := 2; COMMENT WAIT;
    ELSE R1 := 1; COMMENT HALT;
    CPUSTATE(R5) := R1; COMMENT STORE THE CP'S STATE;
    R8 := ASR AND #8000;
    IF R8 = 0 THEN
        BEGIN
            ASR := ASR OR #8000; COMMENT SET UPPER/LOWER BIT ON;
            R8 := MEM(CPUBASE + 328); COMMENT BACK UP P REG BY 1;
            R6 := R8 - 1 AND #FFFF;
            R6 := R8 AND #F000 OR R6;
            MEM(CPUBASE + 328) := R8;
        END;
        R1 := 2; BRANCH;
    END;
END;
END;
END;
END;
END;
ENDCASE : TIME; R4 := ASR AND #8000;
IF R4 > 0 THEN
    BEGIN
        ASR := ASR OR #8000; GOTO EXCHALE;
        ILLEGALINST: R1 := 2; R2 := R1; INTERRUPT;
        PRIVINST: R1 := 2; R2 := 3; INTERRUPT;
        FINISH: MEM(CPUBASE + 100) := ASR; R14 := SAVE14;
        COMMENT END HALFWORD PROCEDURE;
    END;
END;

```





```

SEGMENT PROCEDURE FULLWORD (R14);
BEGIN
  INTEGER SAVE14;
  SAVE14 := R14;
  CASE OP025 OF
    BEGIN
      BEGIN
        MEMORY; R4 := B5; R6 := R6 + R1;
        CASE R6 OF
          BEGIN
            BEGIN
              R4 := R4 OR OPERAND; B5 := R4;
              END;
            BEGIN
              OPERAND := OPERAND XOR _1; R4 := R4 AND OPERAND; B5 := R4;
              END;
            BEGIN
              R5 := R5 + ANEXT; R3 := B5; R2 := R4 AND OPERAND; B5 := R4;
              R4 := R4 XOR _1 AND R3 OR R2; B5 := R4;
              END;
            BEGIN
              R4 := R4 XOR OPERAND; B5 := R4;
              END;
            BEGIN
              R5 := R5 + ANEXT; R2 := B5; R3 := R4 AND OPERAND; B5 := R4;
              ADD; B5 := R6;
              END;
            BEGIN
              R4 := R4 AND OPERAND; B5 := R4;
              END;
            BEGIN
              R5 := R5 + ANEXT; R2 := B5; R3 := R4 AND OPERAND; B5 := R4;
              ADD; B5 := R6;
              END;
            BEGIN
              R5 := R5 + ANEXT; R2 := B5; R3 := R4 AND OPERAND; B5 := R4;
              R3 := R3 XOR _1; ADD; B5 := R6;
              END;
            BEGIN
              R5 := R5 + ANEXT; R4 := R4 AND OPERAND; B5 := R4;
              END;
            BEGIN
              R8 := 15;
              END;
            BEGIN
              R4 := B5; R6 := R6 + R1;
              OP025: CASE R6 OF
                BEGIN
                  MEMORY; R3 := 0;
                  BEGIN
                    IF OPERAND < 0 THEN R3 := R3 + R1;

```



```

1920 OPERAND := OPERAND SHLL 1;
1921 END; B5 := R3; R8 := 75;
1922 GOTO ILLEGALINST;
1923 BEGIN
1924 IF CHARADDR THEN GOTO ILLEGALINST;
1925 R8 := 15; TIME := OPERAND; OPCODE := INST SHRL 26;
1926 MEMORY := #30 THEN
1927 IF OPCODE > #30 THEN
1928 BEGIN INST := INST SHRL 16; ASR := ASR OR #8000;
1929 HALFWORD; R8 := 0; GOTO ENDCASE;
1930 END;
1931 R1 := 1; BRANCH;
1932 END;
1933 BEGIN
1934 IF CHARADDR THEN GOTO ILLEGALINST;
1935 MEMORY := INST := OPERAND; ASR := ASR OR #8000;
1936 OPCODE := INST AND #FC00 SHRL 10;
1937 IF OPCODE = 0 THEN HALFWORD;
1938 R8 := 15;
1939 END;
1940 BEGIN
1941 R5 := R5 + ANEXT; R3 := B5; R2 := R3 AND R4;
1942 R1 := 2; MEMORY;
1943 R8 := 15;
1944 END;
1945 BEGIN
1946 R5 := R5 + ANEXT; R2 := B5; R3 := R4;
1947 ADD; B5 := R6; R2 := R6; R1 := 2; MEMORY;
1948 R8 := 20;
1949 END;
1950 BEGIN
1951 R4 := R4 XOR _1; R6 := 6; GOTO OP025;
1952 COMMENT OPCODE = 026;
1953 BEGIN
1954 IF CHARADDR THEN GOTO ILLEGALINST;
1955 R2 := B5; R1 := 2; MEMORY;
1956 OPERAND := OPERAND + 1; R5 := R5 + ANEXT; R2 := B5; MEMORY;
1957 R8 := 30;
1958 END;
1959 COMMENT END CASE OPCODE 020 - 027;
1960 END;
1961 BEGIN
1962 R4 := B5;
1963 IF REPLACEMENT AND R6 < 7 THEN COMMENT MODIFY STORE ADDRESS FOR
1964 INSTRUCTION IN THE REPEAT MODE BY USING S(6) INSTEAD OF S(S);
1965 R7 := REPLACEMENT;
1966 ELSE
1967

```



```

1968 R7 := OPERAND; MEMORY; R6 := R6 + 1;
1969 CASE R6 OF
1970 BEGIN
1971     COMMENT CASE OPCODE 030 - 037;
1972     BEGIN
1973         R2 := R4 OR OPERAND; OPERAND := R7; R1 := 2;
1974         MEMORY; R5 := R2;
1975     END;
1976 BEGIN
1977     R2 := OPERAND XOR 1; R2 := R2 AND R4; B5 := R2;
1978     OPERAND := R7; R1 := 2; MEMORY;
1979     COMMENT OPCODE = 031;
1980 END;
1981 BEGIN
1982     R5 := R5 + ANEXT; R6 := B5; R1 := R4 AND OPERAND;
1983     R2 := R4 XOR 1 AND R6 OR R1;
1984     OPERAND := R7; B5 := R2; R1 := 2; MEMORY;
1985     COMMENT OPCODE = 032;
1986 END;
1987 BEGIN
1988     CHARADDR THEN GOTO ILLEGALINST;
1989     IF
1990     R2 := R4 XOR OPERAND; B5 := R2; OPERAND := R7;
1991     R1 := 2; MEMORY;
1992     COMMENT OPCODE = 033;
1993 END;
1994 BEGIN
1995     R5 := R5 + ANEXT; R3 := R4 AND OPERAND;
1996     R2 := R6; R2 := R6;
1997     OPERAND := R7; R1 := 2; MEMORY;
1998     COMMENT OPCODE = 034;
1999 END;
2000 BEGIN
2001     R5 := R5 + ANEXT; R2 := R4 AND OPERAND;
2002     R3 := R3 XOR 1; ADD; R2 := R6;
2003     B5 := R6; OPERAND := R7; R1 := 2; MEMORY;
2004     COMMENT OPCODE = 035;
2005 END;
2006 BEGIN
2007     CHARADDR THEN GOTO ILLEGALINST;
2008     IF
2009     OPERAND < 0 THEN ASR := ASR AND #FFFFFFFB ELSE
2010     BEGIN
2011         ASR := ASR OR #06;
2012         R2 := OPERAND OR #80000000;
2013         OPERAND := R7; R1 := 2; MEMORY;
2014         COMMENT OPCODE = 036;
2015     END;
2016 END;
2017 BEGIN
2018     R2 := 25;
2019     COMMENT END CASE OPCODE 030 - 037;
2020 END;
2021 GOTO ILLEGALINST;
2022     COMMENT GROUP OPCODE = 04X;

```



```

2016 BEGIN
2017 IF CHARADDR THEN GOTO ILLEGALINST;
2018 IF R6 > 4 THEN GOTO ILLEGALINST;
2019 R4 := B5; R6 := R6 + R1;
2020 OP051: CASE R6 OF
2021 BEGIN
2022 BEGIN
2023 COMMENT CASE OPCODE 050 - 054;
2024 COMMENT OPCODE = 050;
2025
2026 R6 := OPERAND; MEMORY: B5 := OPERAND;
2027 OPERAND := R6 + R1; R5 := R5 + ANEXT;
2028 MEMORY: B5 := OPERAND;
2029 R8 := 30;
2030 BEGIN
2031 BEGIN
2032 COMMENT OPCODE = 051;
2033 COMMENT OPCODE = 051;
2034
2035 R3 := OPERAND; MEMORY: ASR := ASR AND #FFFFFFF7;
2036 R2 := OPERAND; OPERAND := R3 + R1;
2037 MEMORY:
2038 IF OPCODE = -1 THEN
2039 BEGIN
2040 OPERAND := OPERAND XOR -1;
2041 R2 := R2 XOR -1;
2042 END;
2043 ALR(R2, R4);
2044 IF R4 > OR OVERFLOW THEN R4 := R1 ELSE R4 := R4 - R4;
2045 IF R5 := R5 + ANEXT;
2046 R4 := R4 + B5;
2047 R3 := R4;
2048 R6 := R6 - R6;
2049 ALR(R3, OPERAND);
2050 IF OVERFLOW OR THEN R6 := R1;
2051 IF R4 < 0 AND OPERAND < 0 AND R3 >= 0 THEN
2052 IF ASR := ASR OR #08 ELSE
2053 IF R4 > 0 AND OPERAND > 0 AND R3 < 0 THEN
2054 ASR := ASR OR #08;
2055 R2 := R2 + R6;
2056 B5 := R3;
2057 R5 := R5 - ANEXT; B5 := R2;
2058 R8 := 30;
2059 END;
2060 BEGIN R6 := 2; OPCODE := -1; COMMENT OPCODE = 052;
2061 GOTO OP051;
2062 END;
2063 BEGIN R6 := R5 + ANEXT; R6 := OPERAND; COMMENT OPCODE = 053;
2064 MEMORY: R4 := B5; THEN R2 := #02;
2065 IF R4 > OPERAND THEN GOTO EQTEST;
2066 IF R4 < OPERAND THEN R2 := R2 - R2;
2067 ASR := ASR AND #FFFFFFF9 OR R2;
2068 GOTO TIME053;
2069
2070 SET12:

```





```

EQTEST:
R5 := R5 - ANEXT; R3 := B5; OPERAND := R6;
MEMORY: CLR(R3, OPERAND);
IF = THEN
BEGIN
R2 := #06; GOTO SET12;
END;
IF < THEN
BEGIN
R2 := #00; GOTO SET12;
END;
R2 := #02; GOTO SET12;
R6 := 30;
TIME053: END;
BEGIN
IF EXECSTATE THEN
BEGIN
R4 := ASR AND #100; IF R4 = 0 THEN GOTO PRIVINST;
R4 := INST SHLL 16 SHRL 29;
IF R4 = 7 THEN GOTO PRIVINST;
R4 := INST SHLL 6 SHRL 29;
IF R4 = 7 THEN GOTO PRIVINST;
END;
R3 := INST AND #1FFF + INDEXREGVAL AND #FFFF;
R4 := R3 SHLL 31;
IF R4 < 0 THEN GOTO ILLEGALINST;
R5 := INST AND #E000 SHLL 4 OR R3;
R6 := CPUBASE + R7 + 296; B6 := R5;
R4 := OPERAND + 1; MEMORY: R8 := R5; OPERAND: OPERAND := R4;
MEMORY: R5 := CPUBASE + R7 + 64; R8 := R8 AND #3FFFF;
B5 := R8; OPERAND := OPERAND AND #1FFFFF;
R5 := CPUBASE + R7 + 264; B5 := OPERAND;
R8 := 58;
END;
END;
END;
COMMENT END CASE OPCODE 051 - 054;
BEGIN
COMMENT OPCODE GROUP 06X;
IF CHARADDR THEN GOTO ILLEGALINST;
R2 := B5; R4 := OPERAND + R1; MEMORY:
R3 := OPERAND: OPERAND := R4; R8 := R5 + ANEXT;
MEMORY: R4 := OPERAND: R5 := B8;
COMMENT: R2 = A(A), R3 = Y, R4 = Y + 1, R5 = A(A+1), R8 = ADDR A+1;
IF R2 > 32767 OR R2 < 32768 THEN GOTO OP06X2;
IF R3 > 32767 OR R3 < 32768 THEN GOTO OP06X2;
IF R4 > #40000000 OR R4 < #8FFFFFFF OR R4 = 0 OR R4 = _1 THEN
GOTO OP06X1 ELSE GOTO OP06X2;
OP06X1: IF R5 > #40000000 OR R5 < #BFFFFFFF OR R5 = 0 OR R5 = _1 THEN
GOTO OP06X3;
OP06X2: R1 := 2; R2 := 1; INTERRUPT;
OP06X3: GOTO OP06X3;

```



```

OP06X3:R6 := R6 + R1;
OP36: CASE R6 OF
  BEGIN
    BEGIN
      R3 := R3 XOR 1; ADD; R3 := R3 XOR 1; COMMENT CASE OPCODE OF 060 - 067;
      IF R6 > 30 THEN GOTO TIME060; COMMENT A(A) MUCH GREATER;
      IF R6 < 31 THEN
        BEGIN COMMENT Y MUCH GREATER SO Y, Y+1 INTO A(A), A(A+1);
          B8 := R4; R8 := R8 - ANEXT; B8 := R3; GOTO TIME060;
        END;
      IF R6 < 0 THEN COMMENT A(A) LESS THAN Y;
    BEGIN
      OPERAND := R3; COMMENT OPERAND = LARGER CHARACTERISTIC;
      R7 := R6 XOR 1; COMMENT R7 = AMOUNT TO SHIFT SMALLER;
      R2 := R5 SHRA R7; COMMENT SHIFT A(A+1) WHICH IS SMALLER;
      R3 := R4; COMMENT R3 = Y+1;
    END ELSE
      BEGIN COMMENT COMMENT A(A) >= Y;
        OPERAND := R2; R2 := R5; R3 := R4 SHRA R6;
      END;
    INST := ASR; COMMENT SAVE A COPY OF ASR;
    ADD; ASR := ASR AND #38;
    IF ASR > 0 THEN COMMENT OVERFLOW FROM LAST_ADD;
    BEGIN
      IF R6 >= 0 THEN
        BEGIN
          R6 := R6 SHRL 1 OR #80000000;
          OPERAND := OPERAND + 1;
        END ELSE
          BEGIN R6 := R6 SHRL 1; OPERAND := OPERAND + 1; END;
        END ELSE
          BEGIN COMMENT NORMALIZE MANTISSA IN R6;
            IF R6 = 0 OR R6 = -1 THEN GOTO OP3600;
            R1 := 0;
            IF R6 < 0 THEN
              BEGIN
                WHILE R1 > R6 DO COMMENT NORMALIZE NEG MANTISSA;
                BEGIN
                  R6 := R6 SHLL 1 OR 1; OPERAND := OPERAND - 1;
                END;
                R6 := R6 SHRL 1 OR #80000000; OPERAND := OPERAND + 1;
              END ELSE
                BEGIN
                  WHILE R1 < R6 DO COMMENT NORMALIZE POS MANTISSA;
                  BEGIN
                    R6 := R6 SHLL 1; OPERAND := OPERAND - 1;
                  END;
                    R6 := R6 SHRL 1; OPERAND := OPERAND + 1;
                END;
          END;

```



```

END;
OP0600:  ASR := INST;      COMMENT RESTORE ASR;
          B8 := R6;      COMMENT STORE MANTISSA IN A(A+1);
          R8 := R8 - ANEXT;
          B8 := OPERAND; COMMENT STORE CHARACTERISTIC IN A(A);
          IF OPERAND > 32767 OR OPERAND < _32768 THEN
            GOTO OP06X2;
          R8 := 62;
TIME060:  END;
          BEGIN
            R4 := R4 XOR _1;  R6 := 1;  GOTO OP06;
          END;
          BEGIN
            ADD:  OPERAND := R6;
                  R1 := 0;
            IF R4 < 0 THEN BEGIN R4 := R4 XOR _1;  R1 := 1;  END;
            IF R5 < 0 THEN BEGIN R5 := R5 XOR _1;  R1 := R1 - 1;  END;
            IF R5 = 0 OR R4 = 0 THEN
              BEGIN
                R5 := R5 - R5;  OPERAND := R5;  GOTO STORE061;
              END;
            R5 := R5 * R4;
            WHILE R4 > 0 DO
              BEGIN
                SLOL(R4,1);  OPERAND := OPERAND - 1;
              END;
            R4 := R4 SHLL 1;  OPERAND := OPERAND + 2;
            IF R1 = 0 THEN BEGIN R4 := R4 XOR _1;  END;
            IF R1 = R8 := R8 - ANEXT;  R8 := _OPERAND;
STORE061:  IF OPERAND > 32767 OR OPERAND < _32768 THEN
            R8 := 100;
          END;
          BEGIN
            IF R4 = 0 OR R4 = 1 THEN GOTO OP06X2;
            COMMENT MAKE NUMBERS POSITIVE AND SET FLAG;
            IF R5 = 0 THEN BEGIN R5 := R5 XOR 1;  R1 := 1;  END;
            IF R4 < 0 THEN BEGIN R4 := R4 XOR _1;  R1 := R1 - 1;  END;
            R3 := R3 XOR 1;  ADD:  R7 := R6;  COMMENT R7 = A(A)-(Y);
            R2 := R5;  R3 := R4;  COMMENT R2 = A(A+1), R3=(Y+1);
            FOR INST := 0 STEP 1 UNTIL 31 DO
              BEGIN
                CLR(R3,R2);
                IF <= THEN
                  SLR(R2,R3);  R2 := R2 SHLL 1;  R4 := R4 SHLL 1 OR 1;

```



```

22099 END ELSE
22100 BEGIN
22101 R4 := R4 SHLL 1; R2 := R2 SHLL 1;
22102 END;
22103 IF R4 < 0 THEN
22104 COMMENT ADJUST ANSWER IF NECESSARY;
22105 BEGIN
22106 R4 := R4 SHRL 1; R7 := R7 + 1;
22107 END;
22108 IF R1 = 0 THEN R4 := R4 XOR -1;
22109 B8 := R4; R8 := R8 - ANEXT; THEN GOTO OP06X2;
22110 IF R7 > 32767 OR R7 < -32768 THEN GOTO OP06X2;
22111 R8 := 170;
22112 END;
22113 BEGIN
22114 R6 := 1; GOTO OP06;
22115 END;
22116 BEGIN
22117 R6 := 1; R4 := R4 XOR -1; GOTO OP06;
22118 END;
22119 BEGIN
22120 R6 := 3; GOTO OP06;
22121 END;
22122 BEGIN
22123 R6 := 4; GOTO OP06;
22124 END;
22125 COMMENT END CASE;
22126 END;
22127 ENDCASE: TIME: MEM(CPUBASE + 100) := ASR; GOTO FINISH;
22128 ILLEGALINST: R1 := 2; R2 := R1; INTERRUPT;
22129 PRIVINSH: R1 := 2; R2 := 3; INTERRUPT;
22130 FINISH: COMMENT END PROCEDURE FULLWORD;
22131 END;
22132 ENDCASE: TIME: MEM(CPUBASE + 100) := ASR; GOTO FINISH;
22133 ILLEGALINST: R1 := 2; R2 := R1; INTERRUPT;
22134 PRIVINSH: R1 := 2; R2 := 3; INTERRUPT;
22135 FINISH: COMMENT END PROCEDURE FULLWORD;
22136 END;
22137 ENDCASE: TIME: MEM(CPUBASE + 100) := ASR; GOTO FINISH;
22138 ILLEGALINST: R1 := 2; R2 := R1; INTERRUPT;
22139 PRIVINSH: R1 := 2; R2 := 3; INTERRUPT;
22140 FINISH: COMMENT END PROCEDURE FULLWORD;
22141 END;

```





```

2242 SEGMENT PROCEDURE FULLWORD2 (R14);
2243 BEGIN
2244     INTEGER SAVE14;
2245     SAVE14 := R14;
2246     CASE STATE: OPCODE == OPCODE - 6;
2247     BEGIN
2248         COMMENT START OF CASE STATEMENT;
2249         COMMENT OPCODE = 07X;
2250         IF CHARADDR THEN GOTO ILLEGALINST;
2251         IF R6 == R6 + 1;
2252         BEGIN
2253             COMMENT CASE OF 070 - 076;
2254             COMMENT OPCODE = 070;
2255             R2 := INST AND #FFFF + INDEXREGVAL AND #FFFF;
2256             COMMENT A = 0 CLASS J INTERRUPT;
2257             BEGIN
2258                 R1 := 4; INTERRUPT;
2259             END ELSE
2260             BEGIN
2261                 IF EXECSTATE THEN GOTO PRIVINST;
2262                 R8 := 3;
2263                 R3 := R2 SHLL 16;
2264                 COMMENT SELF-INTERRUPT IN SIGN;
2265                 R6 := ASR SHLL 20;
2266                 COMMENT CPU NUMBER;
2267                 FOR R4 := 0 STEP 1 UNTIL 2 DO
2268                     BEGIN
2269                         R9 := R4 SHLL 1;
2270                         IF R4 = R6 AND R3 < 0 THEN CPUSTATE(R9) := R8
2271                         ELSE
2272                             BEGIN
2273                                 R7 := 31 - R4; R5 := R2 SHLL R7; R1 := CPUSTATE(R9);
2274                                 IF R5 < 0 AND R1 >= 1 THEN CPUSTATE(R9) := R8;
2275                             END;
2276                         END;
2277                     END;
2278                     R8 := 40;
2279                     END;
2280                     BEGIN
2281                         COMMENT A FIELD NOT USED DUE TO ONLY ONE IOC;
2282                         IF EXECSTATE THEN GOTO PRIVINST;
2283                         R7 := INST AND #0000 SHRL 15 + CPUBASE + BASEG;
2284                         R6 := 87 AND #FFFF;
2285                         R6 := INST AND #FFFF + R7;
2286                         R5 := ASR AND #700000 SHRL 20 SHLL 1;
2287                         IF OPCODE > 0 THEN
2288                             BEGIN
2289                                 R7 := INTLOCKOUT(R5);
2290                                 R6 := R6 OR R7; INTLOCKOUT(R5) := R6;
2291                             END ELSE

```



```

2290 BEGIN
2291   R7 := INTLOCKOUT(R5) OR R6;
2292   R6 := R6 XOR R7; INTLOCKOUT(R5) := R6;
2293   END;
2294   R8 := 20;
2295   COMMENT OPCODE = 072;
2296   BEGIN
2297     OPCODE := 0; R6 := 2; GOTO OP07X;
2298   END;
2299   COMMENT OPCODE = 073;
2300   BEGIN
2301     COMMENT A FIELD NOT USED DUE TO ONLY ONE IOC;
2302     IF -EXECSTATE THEN GOTO PRIVINST;
2303     R7 := INST AND #E0000 SHRL 15 + CPUBASE + BASEG;
2304     R6 := INST AND #FFFF + R7;
2305     IF MONLOCK := R6;
2306     IF R6 = 0 THEN
2307       BEGIN COMMENT IOC-CP INTERRUPT;
2308         R1 := 3; R2 := 11; INTERRUPT;
2309       END;
2310     R8 := 30;
2311     COMMENT OPCODE = 074;
2312   END;
2313   BEGIN
2314     IF -EXECSTATE THEN GOTO PRIVINST;
2315     IOC: R8 := 35;
2316     COMMENT OPCODE = 075;
2317   END;
2318   BEGIN
2319     IF -EXECSTATE THEN GOTO PRIVINST;
2320     R7 := ASR SHLL 12; COMMENT R7 SIGN BIT = STATE I BIT;
2321     IF R7 < 0 THEN
2322       BEGIN
2323         COMMENT RETURNING FROM A CLASS I INTERRUPT;
2324         R7 := MEM(CPUBASE + 204) AND #FFFF;
2325         MVC(3, MEM(R11+328), MEM(R11+212)); COMMENT RESTORE PRG;
2326         GOTO END075;
2327       END;
2328     R7 := R7 SHLL 1;
2329     IF R7 < 0 THEN
2330       BEGIN
2331         COMMENT RETURNING FROM A CLASS II INTERRUPT;
2332         R7 := MEM(CPUBASE + 220) AND #FFFF;
2333         MVC(3, MEM(R11+328), MEM(R11+228));
2334         GOTO END075;
2335       END;
2336     R7 := R7 SHLL 1;
2337     IF R7 < 0 THEN
2338       BEGIN
2339         COMMENT RETURNING FROM A CLASS III INTERRUPT;
2340         R7 := MEM(CPUBASE + 236) AND #FFFF;
2341         MVC(3, MEM(R11+328), MEM(R11+244));
2342         GOTO END075;
2343       END;

```



```

2338      END;
2339      R7 := MEM(CPUBASE + 252) AND #FFFF;
2340      MVC(3, MEM(R11+328), MEM(R11+260));
2341      ASR := ASR AND #700000 OR R7; COMMENT ASR = OLD ASR;
2342      R8 := 30;
2343      END075:
2344      R8 := 30;
2345      BEGIN
2346      COMMENT B(7) IS CHECK TO DETERMINE WHETHER TO REPEAT THE NEXT
2347      INSTRUCTION OR NOT, IF SO REPEATOP ARRAY IS CHECKED TO SEE IF IT
2348      IS ALLOWABLE, VALUES IN REPEATOP ARE: 1- NON-COMPARE,
2349      2- COMPARE, 3- NOT-REPEATABLE, 4- FURTHER LOOK TO DETERMINE,
2350      5- COMPARE, INSTRUCTION, 6- ILLEGAL INSTRUCTION;
2351      RSET(REPEAT); RSET(REPLACE); RSET(COMPARE);
2352      R4 := CPUBASE + INDEXG + 28; B7ADDR := R4; R4 := B4;
2353      IF R4 = 0 THEN
2354      BEGIN
2355      COMMENT DO NOT REPEAT THE NEXT INSTRUCTION;
2356      R4 := MEM(CPUBASE + 328); R4 := R4 + 1;
2357      MEM(CPUBASE + 328) := R4; GOTO TIME076;
2358      END
2359      ELSE
2360      BEGIN
2361      REPEATCOUNT := R4; REPEATINST := INST; 26;
2362      R1 := 0; MEMORY; OPCODE := INST SHRL 26;
2363      R6 := INST SHLL 9 SHRL 29; R3 := R3 - R3;
2364      IC(R3, REPEATOP(OPCODE));
2365      CASE R3 OF
2366      BEGIN
2367      RESET(COMPARE);
2368      SET(COMPARE);
2369      GOTO TIME076;
2370      BEGIN := R3 - R3; IC(R3, REPEATOP02(R6)); GOTO NEXT076;
2371      END;
2372      RESET(COMPARE); SET(REPLACE); END;
2373      GOTO ILLEGALINST;
2374      END;
2375      END;
2376      R1 := REPEATINST;
2377      IF REPLACE THEN
2378      BEGIN
2379      COMMENT CHECK FOR B = 0 FOR REPLACE INSTRUCTION;
2380      R2 := R1 SHLL 12 SHRL 29;
2381      IF R2 = 0 THEN RESET(REPLACE);
2382      END;
2383      R2 := R1 AND #FFFF SHLL 16 SHRA 16;
2384      REPEATINDEX := R2; R2 := R1 SHLL 6 SHRL 29;
2385      REPEATIVAL := R2; SET(REPEAT);
2386      R2 := 2; REPEATSKIP := R2;
2387      R2 := R1 SHRL 26;
2388      IF R2 > 43 AND R2 < 48 THEN

```









```

2434 IF R6 = 0 THEN MEMORY:
2435 NORMREAD:
2436 R2 := OPERAND; R3 := B5; ADD;
2437 R5 := R5 + ANEXT; B5 := R6;
2438 R8 := 15;
2439 END;
2440 BEGIN
2441 CHARADDR THEN BEGIN
2442 IF R6 = 0 THEN MEMORY:
2443 NORMREAD:
2444 R2 := OPERAND XOR _1; B5 := R2;
2445 R8 := 15;
2446 END;
2447 BEGIN CHARADDR THEN BEGIN MEMORY:
2448 IF R6 = 0 THEN MEMORY:
2449 NORMREAD:
2450 R2 := OPERAND < 0 THEN OPERAND := OPERAND XOR _1;
2451 R5 := OPERAND;
2452 R8 := 15;
2453 END;
2454 BEGIN
2455 IF R7 = 0 THEN GOTO TIME20;
2456 R5 := CPUBASE + INDEXG + R7;
2457 IF CHARADDR THEN BEGIN MEMORY:
2458 IF R6 = 0 THEN MEMORY:
2459 NORMREAD:
2460 R4 := R5 AND #E000;
2461 R3 := OPERAND AND #FFFF;
2462 R4 := R4 OR R3;
2463 B5 := R4;
2464 TIME20: R8 := 20;
2465 END;
2466 BEGIN
2467 IF R7 = 0 THEN GOTO TIME21;
2468 R5 := CPUBASE + INDEXG + R7;
2469 IF CHARADDR THEN BEGIN MEMORY:
2470 IF R6 = 0 THEN MEMORY:
2471 NORMREAD:
2472 R2 := R5; R1 := R2 AND #E000;
2473 R3 := OPERAND; ADD; R6 := R6 AND #FFFF OR R1; B5 := R6;
2474 TIME21: R8 := 20;
2475 END;
2476 BEGIN
2477 IF R7 = 0 THEN GOTO TIME22;
2478 R5 := CPUBASE + INDEXG + R7;
2479 IF CHARADDR THEN BEGIN MEMORY:
2480 IF R6 = 0 THEN MEMORY:
2481 NORMREAD:
2482 R2 := R5; R1 := R2 AND #E000;
2483 R3 := OPERAND XOR _1; ADD; R6 := R6 AND #FFFF OR R1; B5 := R6;

```



```

TIME22: R8 := 20;
END;
BEGIN
  IF R7 = 0 THEN BEGIN
    R5 := R5 - R5; GOTO OP23; END;
    R5 := CPUBASE + R7 + INDEXG; R5 := B3 AND #FFFF;
  OP23: IF CHARADDR THEN
    BEGIN R2 := R5; R1 := 2; MEMORY; END
    ELSE
    BEGIN NORMSTORE;
      R8 := 15;
    END;
  BEGIN
    IF R5 := B5;
    IF CHARADDR THEN
      BEGIN R2 := R5; R1 := 2; MEMORY; END
      ELSE
      BEGIN NORMSTORE;
        R8 := 15;
      END;
    BEGIN
      IF INDEX THEN GOTO TIME25;
      IF R5 := B5;
      IF CHARADDR THEN
        BEGIN R2 := R2; R1 := 2; MEMORY; END
        ELSE
        BEGIN NORMSTORE;
          R5 := INDEXRESLOC; R2 := B5 AND #FFFF; R3 := 1; ADD;
          R6 := R6 AND #FFFF; R2 := R2 AND #FO000 OR R6; B5 := R2;
        TIME25: R8 := 15;
        END;
      BEGIN
        IF R5 := B5 XOR 1;
        IF CHARADDR THEN
          BEGIN R2 := R5; R1 := 2; MEMORY; END
          ELSE
          BEGIN NORMSTORE;
            R8 := 15;
          END;
        BEGIN
          IF R5 := B5;
          IF R5 < 0 THEN R5 := R5 XOR _1;
          IF CHARADDR THEN
            BEGIN R2 := R5; R1 := 2; MEMORY; END
            ELSE
            BEGIN NORMSTORE;
              R8 := 15;
            END;
          BEGIN
            IF R5 := B5;
            IF CHARADDR THEN GOTO ILLEGALINST;
            GOTO ILLEGALINST;
            BEGIN
              IF R7 > 12 THEN GOTO ILLEGALINST;
              IF R7 > 12 THEN GOTO TIME32;
            END;
          END;
          COMMENT OPCODE = 23;
        END;
      END;
      COMMENT OPCODE = 24;
    END;
    COMMENT OPCODE = 25;
  END;
  COMMENT OPCODE = 26;
END;
  COMMENT OPCODE = 27;
END;
  COMMENT OPCODE = 30;
  COMMENT OPCODE = 31;
  COMMENT OPCODE = 32;
END;

```



```

R7 := R7 SHLL 1 OR R6; R4 := OPERAND;
MEMORY; R1 := R1 SHLL R7 XOR 1; AND R1
INST := 1 THEN R2 := OPERAND;
ELSE BEGIN R1 := R1 XOR _1; R2 := OPERAND OR R1; END;
OPERAND := R4; R1 := 2; MEMORY;
TIME32: R8 := 25;
END;
BEGIN
INST := R1; OPCODE := 26; GOTO CASESTATE;
END;
BEGIN
IF CHARADDR THEN GOTO CA34;
IF R6 = 0 THEN GOTO TIME34;
IF R6 := B5; COMMENT R3 := (A);
CA34: R3 := B5; COMMENT R3 := (A); XOR _1;
IF INST = R1 THEN R3 := R3 XOR _1;
IF REPLACE THEN
R7 := REPLACESTOREVAL
ELSE
R7 := OPERAND;
R4 := R6; MEMORY; IF ~CHARADDR THEN NORMREAD;
R2 := OPERAND; ADD: R5 := R5 + ANEXT; B5 := R6;
R5 := R6; R6 := R4; OPERAND := R7;
IF CHARADDR THEN
BEGIN R2 := R5; R1 := 2; MEMORY; END
ELSE NORMSTORE;
TIME34: R8 := 25;
END;
BEGIN
IF CHARADDR THEN GOTO CA35;
IF R6 = 0 THEN GOTO TIME35;
CA35: IF REPLACE THEN
R7 := REPLACESTOREVAL
ELSE
R7 := OPERAND;
R4 := R6; MEMORY; IF ~CHARADDR THEN NORMREAD; R2 := OPERAND;
IF INST = R1 THEN R3 := R1; ELSE R3 := R1;
ADD: B5 := R6; R5 := R6; R6 := R4; OPERAND := R7;
IF CHARADDR THEN
BEGIN R2 := R5; R1 := 2; MEMORY; END
ELSE NORMSTORE;
TIME35: R8 := 25;
END;
BEGIN
INST := R1; OPCODE := 28; GOTO CASESTATE;
END;
BEGIN
INST := R1; OPCODE := 29; GOTO CASESTATE;
END;
COMMENT OPCODE = 33;
COMMENT OPCODE = 34;
COMMENT OPCODE = 35;
COMMENT OPCODE = 36;
COMMENT OPCODE = 37;

```



```

2578 BEGIN
2579 IF CHARADDR THEN BEGIN MEMORY; GOTO CA40; COMMENT OPCODE =40;
2580 IF R6 = 0 THEN MEMORY; NORMREAD; END;
2581 IF R4 = R4 - R4; R3 := B5;
2582 IF R3 < 0 THEN BEGIN R3 := R3 XOR _1; R4 := R4 + R1; END;
2583 IF OPERAND < 0 THEN
2584 BEGIN
2585 OPERAND := OPERAND XOR _1;
2586 R4 := R4 - R1;
2587 END;
2588 R3 := R3 * OPERAND;
2589 IF R4 = 0 THEN BEGIN R2 := R2 XOR _1; R3 := R3 XOR _1; END;
2590 B5 := R3;
2591 R5 := R5 + ANEXT; B5 := -R2;
2592 R8 := 75;
2593 END;
2594 BEGIN
2595 CHARADDR THEN BEGIN MEMORY; GOTO CA41; COMMENT OPCODE = 41;
2596 IF R6 = 0 THEN MEMORY; NORMREAD;
2597 IF R3 := B5;
2598 R2 := B5; COMMENT R2, R3 = A(A+1), A(A);
2599 R4 := R4 - R4; R1 := R4; R6 := R4;
2600 IF R2 < 0 THEN
2601 BEGIN
2602 R3 := R3 XOR _1; COMMENT MAKE DIVIDEND POSITIVE;
2603 R2 := R2 XOR _1; R1 := R1 + 1; R6 := R1;
2604 END; COMMENT R6 INDICATES NEGATIVE REMAINDER;
2605 IF OPERAND < 0 THEN
2606 BEGIN
2607 OPERAND := OPERAND XOR _1; R1 := R1 - 1;
2608 END; COMMENT IF R1 = 0 THEN QUOTIENT IS +;
2609 IF OPERAND = 0 THEN
2610 BEGIN
2611 ASR := ASR OR #08; GOTO TIME41;
2612 END;
2613 SLDL(R2,1); COMMENT PREVENT ANY POSSIBLE OC9;
2614 CLR(OPERAND,R2);
2615 IF < THEN BEGIN ASR := ASR OR #08; GOTO TIME41; END;
2616 SRDL(R2,1);
2617 R3 := R3 / OPERAND; COMMENT R2 = REMAINDER, R3 = QUOTIENT;
2618 IF R1 = 0 THEN R3 := R3 XOR _1;
2619 IF R6 = 0 THEN R2 := R2 XOR _1;
2620 B5 := R2; R5 := R5 - ANEXT; B5 := R3;
2621 TIME41: R8 := 145;
2622 END;
2623 BEGIN
2624 CHARADDR THEN GOTO ILLEGALINST; COMMENT OPCODE = 42;
2625 IF R7 > 3 THEN GOTO TIME42;
2626 IF R7 := R7 SHLL 3 OR R6;
2627 MEMORY; R2 := R1 SHLL R7 AND OPERAND;

```





```

IF R2 = 0 THEN ASR := ASR OR #06
ELSE ASR := ASR AND #FFFFFFF7;
TIME42: R8 := 15;
BEGIN
  IF CHARADDR THEN BEGIN MEMORY; GOTO CA43;
  IF R6 = 0 THEN MEMORY; NORMREAD;
  CA43: R5 := CPUBASE + R7 + INDEXG; R4 := B5; R2 := R4 AND #FFFF;
  IF R2 >= OPERAND THEN BEGIN MEMORY; GOTO CA44;
  IF R4 := R4 AND #E0000; B5 := R4;
  BEGIN ASR OR #01; END #E0000;
  ELSE BEGIN R4 := R4 AND #EFFFFF + 1 AND #EFFFFF;
  B5 := R4; ASR := ASR AND #FFFFFFFE;
  END;
  R8 := 20;
  TIME43: R8 := 20;
  END;
  BEGIN
    IF CHARADDR THEN BEGIN MEMORY; GOTO CA44;
    IF R6 = 0 THEN MEMORY; NORMREAD;
    CA44: R5 := B5; ASR := ASR AND #FFFFFFF9;
    IF R5 = OPERAND THEN BEGIN ASR := ASR OR #06; GOTO TIME44; END;
    IF R5 > OPERAND THEN ASR := ASR OR #02;
  END;
  R8 := 15;
  TIME44: R8 := 15;
  END;
  BEGIN
    IF CHARADDR THEN BEGIN MEMORY; GOTO CA45;
    IF R6 = 0 THEN MEMORY; NORMREAD;
    CA45: R4 := B5; R5 := R5 + ANEXT; R5 := B5;
    IF R5 > OPERAND AND OPERAND >= R4 THEN ASR := ASR AND #FFFFFFFE
    ELSE ASR := ASR OR #1;
    R8 := 15;
  END;
  BEGIN
    IF CHARADDR THEN BEGIN MEMORY; GOTO CA46;
    IF R6 = 0 THEN MEMORY; NORMREAD;
    CA46: R4 := B5; R5 := R5 + ANEXT; R5 := B5;
    ASR := ASR AND #FFFFFFF9; R4 := R4 AND OPERAND;
    IF R5 > R4 THEN BEGIN ASR := ASR OR #06; GOTO TIME46; END;
    IF R5 = R4 THEN ASR := ASR OR #02;
  END;
  R8 := 15;
  TIME46: R8 := 15;
  END;
  BEGIN
    IF CHARADDR THEN BEGIN MEMORY; GOTO CA47;
    IF R6 = 0 THEN MEMORY; NORMREAD;
    CA47: R8 := ASR; R2 := OPERAND; R3 := B5; R5 := R5 + ANEXT;
    R5 := B5; ADD; IF R6 < 0 THEN R6 := R6 XOR _1;
    ASR := R8 AND #FFFFFFF9;
  END;

```

2626  
 2627  
 2628  
 2629  
 2630  
 2631  
 2632  
 2633  
 2634  
 2635  
 2636  
 2637  
 2638  
 2639  
 2640  
 2641  
 2642  
 2643  
 2644  
 2645  
 2646  
 2647  
 2648  
 2649  
 2650  
 2651  
 2652  
 2653  
 2654  
 2655  
 2656  
 2657  
 2658  
 2659  
 2660  
 2661  
 2662  
 2663  
 2664  
 2665  
 2666  
 2667  
 2668  
 2669  
 2670  
 2671  
 2672  
 2673



```

IF R6 > R5 THEN BEGIN ASR := ASR OR #06; GOTO TIME47; END;
IF R6 = R5 THEN ASR := ASR OR #02;
TIME47: R8 := 15;
END;
ENDCASE: TIME: MEM(CPUBASE + 100) := ASR;
ILLEGALINST: R1 := 2; R2 := R1; INTERRUPT;
PRIVINST: R1 := 2; R2 := 3; INTERRUPT;
FINISH: R14 := SAVE14;
END;
COMMENT END PROCEDURE FULLWORD2;

```

2674  
2675  
2676  
2677  
2678  
2679  
2680  
2681  
2682  
2683







```

MEM(CPUBASE + 328) := R7;
END;
BEGIN
  IF R5 > 0 THEN GOTO TIME51X;
  MEM(CPUBASE + 328) := R7;
END;
BEGIN
  IF R5 = 0 THEN GOTO TIME51X;
  MEM(CPUBASE + 328) := R7;
END;
BEGIN
  IF R5 = 0 THEN GOTO TIME51X;
  MEM(CPUBASE + 328) := R7;
END;
END;
COMMENT END CASE OPCODE 510 - 513;

TIME51X: R8 := 15;
END;
BEGIN
  R3 := R6 AND #01; IF R3 > 0 THEN GOTO ILLEGALINST;
  R6 := R6 SHRL 1 + R1;
  CASE R6 OF
    BEGIN
      IF R7 = 0 THEN GOTO TIME520;
      R5 := CPUBASE + INDEXG + R7; R6 := MEM(CPUBASE + 328);
      B5 := R6; R4 := INST AND #E000 SHLL 4;
      R7 := INST AND #1FFF + INDEXREGVAL OR R4;
      MEM(CPUBASE + 328) := R7;
    END;
  END;
  TIME520: R8 := 18;
  END;
  BEGIN
    IF R7 = 0 THEN GOTO TIME521;
    R5 := CPUBASE + INDEXG + R7; R4 := B5;
    C = 0 THEN GOTO TIME521;
    IF R4 <= 0 THEN GOTO TIME521;
    R4 := R4 + R1; B5 := R4;
    R4 := INST AND #E000 SHLL 4;
    R7 := INST AND #1FFF + INDEXREGVAL OR R4;
    MEM(CPUBASE + 328) := R7;
  END;
  TIME521: R8 := 18;
  END;
  BEGIN
    R3 := INDEXREGLOC; R3 := B3;
    R4 := INST AND #FFFF + R3 AND #FFFF;
    R2 := R3 AND #E000 OR R4;
    MEM(CPUBASE + 328) := R2;
    R8 := 15;
  END;
  END;
  BEGIN
    COMMENT OPCODE = 523;
  END;

```









```

2828 IF R4 = 0 THEN GOTO SETBR53 ELSE GOTO TIMES53X;
2829 END;
2830 BEGIN COMMENT OPCODE = 5315;
2831 R4 := ASR AND #06;
2832 IF R4 = 2 THEN GOTO SETBR53 ELSE GOTO TIMES53X;
2833 END;
2834 BEGIN COMMENT OPCODE = 5316;
2835 R4 := ASR AND #01;
2836 IF R4 > 0 THEN GOTO SETBR53 ELSE GOTO TIMES53X;
2837 END;
2838 BEGIN COMMENT OPCODE = 5317;
2839 R4 := ASR AND #01;
2840 IF R4 = 0 THEN GOTO SETBR53 ELSE GOTO TIMES53X;
2841 END;
2842 COMMENT END CASE OPCODE OF 5300 - 5317;
2843 SETBR53: R4 := INST AND #E000 SHLL 4;
2844 R7 := INST AND #1FFF + INDEXREGVAL OR R4;
2845 MEM(CPUBASE + 328) := R7; GOTO TIMES53X;
2846 OP532: R5 := R5 - R1;
2847 R7 := R7 + 1; R3 := CPUBASE + 336; R3 := B3;
2848 CASE R7 OF
2849 BEGIN
2850 GOTO JUMP0P53;
2851 BEGIN
2852 R3 := R3 AND #F0000000;
2853 IF R3 > 0 THEN GOTO JUMP0P53;
2854 END;
2855 BEGIN COMMENT A = 2;
2856 R3 := R3 AND #F0000000;
2857 IF R3 > 0 THEN GOTO JUMP0P53;
2858 END;
2859 BEGIN COMMENT A = 3;
2860 R3 := R3 AND #F0000000;
2861 IF R3 > 0 THEN GOTO JUMP0P53;
2862 END;
2863 BEGIN COMMENT A = 4;
2864 IF EXECSTATE THEN GOTO PRIVINST ELSE GOTO ENDIT;
2865 END;
2866 BEGIN COMMENT A = 5;
2867 IF EXECSTATE THEN GOTO PRIVINST;
2868 R3 := R3 AND #F000;
2869 IF R3 > 0 THEN GOTO ENDIT ELSE GOTO JUMP0P53;
2870 END;
2871 BEGIN COMMENT A = 6;
2872 IF EXECSTATE THEN GOTO PRIVINST;
2873 R3 := R3 AND #F000;
2874 IF R3 > 0 THEN GOTO ENDIT ELSE GOTO JUMP0P53;
2875 END;

```







```

2924 BEGIN
2925 R3 := B7ADDR; R8 := 0; B3 := R8;
2926 RESET(REPEAT); GOTO ENDCASE;
2927 END;
2928 REPEAT;
2929 IF -REPEAT THEN
2930 BEGIN
2931 R3 := B7ADDR; B3 := R4; R8 := 0;
2932 GOTO ENDCASE;
2933 END;
2934 INDEX THEN
2935 BEGIN
2936 R2 := INDEXREGLOC; R3 := B2 + REPEATINDEX AND #FFFF;
2937 B2 := R3; OPERAND := R3;
2938 END ELSE
2939 OPERAND := OPERAND - OPERAND;
2940 R2 := INST AND #1FFF; OPERAND := OPERAND + R2;
2941 R2 := BASEREGLOC; R2 := B2 AND #3FFFF;
2942 OPERAND := OPERAND + R2; R7 := R7 + 1;
2943 GOTO OP54;
2944 END;
2945 R8 := 0;
2946 BEGIN
2947 COMMENT OPCODE = 55;
2948
2949 OP55:
2950 R7 := R7 SHLL 1 OR R6 + 64;
2951 IF -EXECSTATE THEN GOTO PRIGALINST;
2952 IF R7 > 127 THEN GOTO ILLEGALINST;
2953 R5 := R5 - R5; IC(R5,CMRADDR(R7));
2954 IF R5 := 255 THEN GOTO ILLEGALINST;
2955 R5 := R5 SHLL 2 + CPUBASE; R1 := 1;
2956 R8 := 15; TIME;
2957 IF REPEAT THEN
2958 BEGIN
2959 RESET(REPEATCMR);
2960 R4 := REPEATCOUNT;
2961 R4 := R4 - 1; REPEATCOUNT := R4;
2962 IF R4 <= 0 THEN
2963 BEGIN
2964 R3 := B7ADDR; R8 := 0; B3 := R8;
2965 RESET(REPEAT); GOTO ENDCASE;
2966 END;
2967 REPEAT;
2968 IF -REPEAT THEN
2969 BEGIN
2970 R3 := B7ADDR; B3 := R4; R8 := 0;
2971 GOTO ENDCASE;
2972 END;
2973 INDEX THEN

```





```

2972 BEGIN
2973   R2 := INDEXREGLOC; R3 := B2 + REPEATINDEX AND #FFFF;
2974   B2 := R3; OPERAND := R3;
2975   END ELSE
2976     OPERAND := OPERAND - OPERAND;
2977   R2 := INST AND #1FFF; OPERAND := OPERAND + R2;
2978   R2 := BASEREGLOC; R2 := B2 AND #3FFF;
2979   OPERAND := OPERAND + R2; R7 := R7 + 1;
2980   GOTO OP55;
2981 END;
2982 R8 := 0;
2983 END;
2984 BEGIN
2985   IF REPEAT AND ~EXECSTATE THEN GOTO PRIVINST;
2986   R7 := R7 SHLL 1 OR R6;
2987   IF ~EXECSTATE AND R7 > 15 THEN GOTO PRIVINST;
2988   IF R7 > 63 THEN GOTO ILLEGALINST; R4 := R4 - R4;
2989   IC(R4, CMRADDR(R7)); IF R4 = 255 THEN GOTO ILLEGALINST;
2990   R4 := R4 SHLL 2 + CPUBASE; R2 := B4; R1 := 2; MEMORY;
2991   R8 := 15; THEN
2992     IF REPEAT THEN
2993       BEGIN
2994         RESET(REPEATCMR);
2995         R4 := REPEATCOUNT;
2996         IF R4 = R4 - 1; REPEATCOUNT := R4;
2997         IF R4 <= 0 THEN
2998           BEGIN
2999             R3 := B7ADDR; R8 := 0; B3 := R8;
3000             RESET(REPEAT); GOTO ENDCASE;
3001           END;
3002           REPEATTERM;
3003           IF REPEAT THEN
3004             BEGIN
3005               R3 := B7ADDR; B3 := R4; R8 := 0;
3006               GOTO ENDCASE;
3007             END;
3008             IF INDEX THEN
3009               BEGIN
3010                 R2 := INDEXREGLOC; R3 := B2 + REPEATINDEX AND #FFFF;
3011                 B2 := R3; OPERAND := R3;
3012                 END ELSE
3013                   OPERAND := OPERAND - OPERAND;
3014                 R2 := INST AND #1FFF; OPERAND := OPERAND + R2;
3015                 R2 := BASEREGLOC; R2 := B2 AND #3FFF;
3016                 OPERAND := OPERAND + R2; R7 := R7 + 1;
3017                 GOTO OP56;
3018               END;
3019               R8 := 0;

```



```

3020      END;
3021      BEGIN
3022      IF R7 = R7 SHL 1 OR R6 + 64;
3023      THEN GOTO PRIVINST;
3024      IF EXECSTATE THEN GOTO ILLEGALINST;
3025      IF R7 > 127 THEN GOTO ILLEGALINST;
3026      IF R5 = R5 - R5; IC(R5,CMRADDR(R7));
3027      IF R5 = 255 THEN GOTO ILLEGALINST;
3028      IF R5 = R5 SHL 2 + CPUBASE; R2 := B5;
3029      R1 := 2; MEMORY;
3030      R8 := 15; TIME;
3031      IF REPEAT THEN
3032      BEGIN
3033      RESET(REPEATCMR);
3034      R4 := REPEATCOUNT;
3035      IF R4 = R4 - 1; REPEATCOUNT := R4;
3036      IF R4 <= 0 THEN
3037      BEGIN
3038      R3 := B7ADDR; R8 := 0; B3 := R8;
3039      RESET(REPEAT); GOTO ENDCASE;
3040      END;
3041      REPEATTERM;
3042      IF REPEAT THEN
3043      BEGIN
3044      R3 := B7ADDR; B3 := R4; R8 := 0;
3045      GOTO ENDCASE;
3046      END;
3047      IF INDEX THEN
3048      BEGIN
3049      R2 := INDEXREGLOC; R3 := B2 + REPEATINDEX AND #FFFF;
3050      B2 := R3; OPERAND := R3;
3051      END ELSE
3052      OPERAND := OPERAND - OPERAND;
3053      R2 := INST AND #1FFF; OPERAND := OPERAND + R2;
3054      R2 := BASEREGLOC; R2 := B2 AND #3FFFF;
3055      OPERAND := OPERAND + R2; R7 := R7 + 1;
3056      GOTO OP57;
3057      END;
3058      R8 := 0;
3059      END;
3060      COMMENT END CASE STATEMENT;
3061      GOTO FINISH;
3062      ENDCASE: TIME := MEM(CPUBASE + 100) := ASR;
3063      ILLEGALINST: R1 := 2; R2 := R1; INTERRUPT;
3064      PRIVINST: R1 := 2; R2 := 3; INTERRUPT;
3065      FINISH: R14 := SAVE14;
3066      END;
3067      COMMENT END PROCEDURE FULLWORD3;

```

COMMENT OP CODE = 57;

OP57:



```

INITIALIZE: CPU0(780);
ASR := R5 - R6; IC(R6, NCPU); R6 := R6 - 1 SHLL 1;
SETUP := R6 - R6; 20 + 1 SHLL 1; IF R7 > R6 THEN R7 := 0;
R7 := ASR SHRL 1; COMMENT IF R7 > R6 THEN RESET CPU STATE FLAG TO FALSE;
MVC(6, REPEAT, ZERO); R1 := R1 + 20;
R1 := REALCLOCK; COMMENT UPDATE REAL CLOCK;
REALCLOCK := R1;
R1 := IMONCLOCK;
IF R1 > 0 THEN
  BEGIN
    R1 := R1 - 20; IMONCLOCK := R1; COMMENT DECREMENT IOC MON CLOCK;
    IF R1 < 0 THEN
      BEGIN
        FOR R3 := 0 STEP 2 UNTIL R6 DO
          BEGIN
            R4 := CPUSTATE(R3);
            IF R4 = 2 OR R4 = 4 THEN
              BEGIN
                R4 := 5; CPUSTATE(R3) := R4; GOTO COMLOOP2;
              END;
            END;
          END;
        END;
      END;
    END;
  END;
COMLOOP2: FOR R3 := R7 STEP 2 UNTIL R6 DO
  BEGIN
    R8 := R3 SHLL 1;
    R4 := CPUSTATE(R3);
    CPUBASE := CPUCM(R8);
    ASR := MEM(CPUBASE + 100);
    CASE R4 OF
      NULL: COMMENT CASE 1 HALT;
      BEGIN
        COMMENT CASE 2 WAIT;
        COMMENT CASE 3 INTERPROCESSOR INTERRUPT;
        CPUSTATE(R3) := R5;
        R1 := 2; R2 := 0;
        INTERRUPT;
      END;
      BEGIN
        COMMENT CASE 4 ACTIVE;
        GOTO EXEC;
      END;
      BEGIN
        COMMENT CASE 5 IOC MON CLOCK INTERRUPT;
        CPUSTATE(R3) := R5;
        R1 := 3; R2 := 10; INTERRUPT;
      END;
      END;
    END;
  END;
END;

```



11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49  
 50  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59

```

IF R7 > 0 THEN GOTO SETUP;
GOTO BOMB;
EXEC:R7 := ASR AND #FOOOO;
IF R7 = 0 THEN RESET(EXECSTATE) ELSE SET(EXECSTATE);
IF ~REPEAT THEN
  BEGIN COMMENT REPEAT CONDITION DOES NOT APPLY, FETCH NEXT INSTRUCTION;
  R1 := 0; MEMORY;
  END ELSE
  BEGIN COMMENT REPEAT NEXT INSTRUCTION;
  IF REPEATCMR THEN GOTO SKIPREPEAT;
  IF R2 := B7ADDR; R2 := B1 - 1;
  IF R2 < 0 THEN
    BEGIN
      RESET(REPEAT); RESET(REPLACE); RESET(COMPARE); GOTO SETUP;
    END;
  R3 := REPEATSKIP - 1; REPEATSKIP := R3;
  IF R3 <= 0 THEN
    BEGIN
      REPEATTERM; IF ~REPEAT THEN GOTO SETUP;
      R1 := R2; THEN
      IF INDEX THEN
        BEGIN
          R2 := INDEXREGLOC; R3 := B2 + REPEATINDEX; B2 := R3;
        END;
      END ELSE
      BEGIN
        B1 := R2;
        SKIPREPEAT := INST; SHRL 26; COMMENT GETTING THE OP CODE;
        OP CODE := INST > #30 THEN
          IF OP CODE > #30 THEN
            BEGIN HALFWORD; GOTO SETUP; END;
          EXECPREMOTE:R7 := ASR SHLL 21; COMMENT ? TASK OR INT ACCUM/INDEX REGS;
          IF R7 >= 0 THEN
            BEGIN
              R6 := 0; ACCG := R6; R6 := 32; INDEXG := R6;
              END ELSE
              BEGIN
                R6 := 104; ACCG := R6; R6 := 136; INDEXG := R6;
              END;
            R7 := ASR SHLL 20; COMMENT ? TASK OR INT BASE REGS;
            IF R7 >= 0 THEN
              BEGIN
                R6 := 64; BASEG := R6;
                END ELSE
                BEGIN
                  R6 := 168; BASEG := R6;
                END;
            COMPUTEY: RESET(CHARADDR); RESET(IDIR);
            INDIRECT:R7 := INST AND #10000;
  
```





```

IF R7 > 0 THEN
  BEGIN COMMENT INDIRECT ADDRESSING;
  IAWADDR := OPERAND; R1 := 6; MEMORY;
  IAW := OPERAND; R6 := OPERAND AND #FFFF;
  INST := INST AND #FFF0000 OR R6; OPERAND := OPERAND SHRL 30;
  IF OPERAND = 0 THEN COMPUTESPECY ELSE COMPUTEY;
  SET(IDIR); GOTO INDIRECT;
END ELSE
  BEGIN
    IF IDIR THEN GOTO FINALY; COMMENT NO INDIRECT ADDRESSING;
    R7 := IAW SHRL 30;
    IF R7 = 0 OR R7 = 2 THEN GOTO FINALY;
    IF OPCODE > 39 THEN
      BEGIN COMMENT ILLEGAL TO CHARACTER ADDRESS FOR OPCODE > 47;
      R1 := 2; CHARACTER ADDRESSING ALLOWED;
      COMMENT WHEN HERE CHARACTER ADDRESSING ALLOWED;
      R6 := IAW; R5 := R6 SHRL 20 AND #3FF; R4 := R5 AND #IF;
      IAWP := R4; R5 := R5 SHRL 5; IAWM := R5;
      IF R5 < 1 THEN
        BEGIN R1 := 2; R2 := R1; INTERRUPT; END;
      IF R7 = 1 THEN GOTO FINALY;
      COMMENT UPDATING IAW FOR SEQUENTIAL CHARACTER ADDRESSING. THE IAW IS
      CHANGED ACCORDING TO P & M FORMULAS AND IS STORED AWAY. IF IN THE
      REPEAT MODE AND SEQUENTIAL CHARACTER ADDRESSING IS SPECIFIED, THEN
      SINGLE CHARACTER ADDRESSING IS DONE; THE IAW IS MODIFIED, AND
      STORED AWAY, AND B7 IS SET TO ZERO; THEREBY TERMINATING THE REPEAT
      MODE. THIS IS DUE TO AN ABNORMALITY IN THE UYK - 7 AND IS NOT
      DOCUMENTED;
      R3 := R4 - R5;
      IF R3 >= 0 THEN
        R4 := R3
      ELSE
        BEGIN
          R3 := R6 AND #1FFF; R3 := R3 + 1 AND #1FFF;
          R6 := R6 AND #FFFF000 OR R3; R4 := 32 - R5;
          END;
          R4 := R4 SHL 20; R5 := R5 SHL 25 OR R4;
          R6 := R6 AND #C00FFFFF OR R5;
          IF REPEAT THEN
            BEGIN
              R3 := B7ADDR; R2 := R2 - R2; B3 := R2;
              END;
              COMMENT STORE MODIFIED IAW;
              RESET(CHARADDR); R4 := OPERAND; OPERAND := IAWADDR; R2 := R6;
              R1 := 2; MEMORY; OPERAND := R4; SET(CHARADDR);
            END;
            FINALY: R7 := INST AND #3800000 SHRL 21; R6 := INST SHLL 9 SHRL 29;
  
```



```

3208 R5 := CPUBASE + ACCG + R7;
3209 IF OPCODE = 0 THEN BEGIN R1 := 2; R2 := R1; INTERRUPT; END;
3210 IF R7 = 28 THEN R4 := -28 ELSE R4 := 4; ANEXT := R4;
3211 R1 := 1;
3212 COMMENT R9 = INSTRUCTION WORD, CPUBASE = CPU GROUP BASE, R8 = OP CODE,
3213 R10 = OPERAND/ADDRESS, R12 = ACTIVE STATUS REGISTER, R7 = ACCUMULATOR
3214 A DESIGNATOR, R6 = K DESIGNATOR, R5 = ACCUM A ADDRESS, R1 = 1;
3215 IF TRACE THEN WTRACE;
3216 IF OPCODE >= 40 THEN
3217 BEGIN
3218 FULLWORD3:
3219 IF REPEAT THEN GOTO EXEC ELSE GOTO SETUP;
3220 END;
3221 IF OPCODE >= 7 THEN FULLWORD2 ELSE FULLWORD;
3222 IF REPEAT THEN GOTO EXEC ELSE GOTO SETUP;
3223 BOMB: DUMP;
3224 MVC(131,WBUF,BLANK); R0 := @WBUF; WRITE;
3225 MVC(22,WBUF,"***END EXECUTION ***"); WRITE;
3226 WIPEOUT: IF PAGING THEN
3227 BEGIN
3228 R0 := -1; GETPAGE: COMMENT CLOSE OUT PAGE FILE;
3229 END;
3230 END.
3231

```



## BIBLIOGRAPHY

1. Univac Defense Systems Division, Sperry Rand Corporation, Computer Set AN/UYK-7 (V) Technical Manual, v. 1, January 1971, March 1972 (Change 1).
2. Univac Division, Sperry Rand Corporation, AN/UYK-7 Military Computer Technical Description, no date.
3. Malcom. M. A., PL 360 (Revised), A Programming Language for the IBM 360, Stanford Univ., May 1971.
4. International Business Machines Corporation, IBM System/360 Principles of Operation, 8th ed., September 1968.



# INITIAL DISTRIBUTION LIST

	No. Copies
1. Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2. Library, Code 0212 Naval Postgraduate School Monterey, California 93940	2
3. Instructor Raymond H. Brubaker, Jr., Code 53Bh Department of Mathematics Naval Postgraduate School Monterey, California 93940	1
4. Asst Professor Gordon H. Syms, Code 53Zz Department of Mathematics Naval Postgraduate School Monterey, California 93940	1
5. Professor Gerald L. Barksdale, Jr., Code 72Bv Computer Science Group Naval Postgraduate School Monterey, California 93940	1
6. LCDR Frederick C. Powell, USN FOCCPAC FPO San Francisco, California 96617	1
7. Major Allen B. Webb, USMC 588 A Sampson Lane Monterey, California 93940	1
8. LT James Richardson King, USNR 1309 Octavia Street New Orleans, Louisiana 70115	1





## DOCUMENT CONTROL DATA - R &amp; D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1. ORIGINATING ACTIVITY (Corporate author) Naval Postgraduate School Monterey, California 93940		2a. REPORT SECURITY CLASSIFICATION Unclassified	
		2b. GROUP	
3. REPORT TITLE AN AN/UYK-7 Interpreter Implemented On The IBM System/360			
4. DESCRIPTIVE NOTES (Type of report and, inclusive dates) Master's Thesis; December 1972			
5. AUTHOR(S) (First name, middle initial, last name) Frederick C. Powell Allen B. Webb James R. King			
6. REPORT DATE December 1972		7a. TOTAL NO. OF PAGES 136	7b. NO. OF REFS
8a. CONTRACT OR GRANT NO.		9a. ORIGINATOR'S REPORT NUMBER(S)	
b. PROJECT NO.			
c.		9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)	
d.			
10. DISTRIBUTION STATEMENT Approved for public release; distribution unlimited.			
11. SUPPLEMENTARY NOTES		12. SPONSORING MILITARY ACTIVITY Naval Postgraduate School Monterey, California 93940	
13. ABSTRACT An IBM System/360 based interpreter program for the AN/UYK-7 multiprocessing computer system is presented. The program provides interpretive execution of the AN/UYK-7 instruction set, an interrupt-handling capability, a variable-sized simulated memory and a multiprocessing capability for up to three central processors. Unput/output is limited to a card reader and a line printer. Various segments of the program are discussed and a detailed User's Manual is provided.			



14

## KEY WORDS

## LINK A

## LINK B

## LINK C

ROLE

WT

ROLE

WT

ROLE

WT

AN/UYK-7

Interpreter

Multiprocessing

Paging



AUG 74  
10 JUN 76

22864  
24394

141404

Thesis  
P762  
c.1

Powell  
An AN/UYK-7 interpreter  
implemented on the  
IBM System/360.

AUG 74  
10 JUN 76

22864  
24394

Thesis  
P762  
c.1

Powell  
An AN/UYK-7 interpreter  
implemented on the  
IBM System/360.

141404

thesP762

An AN/UYK-7 interpreter implemented on t



3 2768 001 92364 2

DUDLEY KNOX LIBRARY